FPGA Validation & Image Build Engineer

UST

Penang

On-site

MYR 120,000 - 180,000

Full time

7 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

UST seeks an FPGA Validation & Image Build Engineer to support FPGA-based pre-silicon validation activities. The role focuses on FPGA image generation, IP validation, regression execution, and build automation, collaborating with RTL, verification, firmware, and platform teams to ensure FPGA prototypes and IP work before silicon.

The engineer will automate build and validation workflows, analyze failures, and maintain validation docs and logs, contributing to CI/CD environments and defect

Qualifications

  • Experience in FPGA validation, prototyping, or pre-silicon validation.
  • Hands-on experience with FPGA image generation/build flows.
  • Good understanding of digital design concepts and SoC/IP architecture.
  • Familiarity with FPGA platforms such as Agilex, Stratix, Arria, or Xilinx devices.

Responsibilities

  • Develop, generate, and maintain FPGA images for validation platforms.
  • Perform FPGA IP validation and functional verification activities.
  • Execute validation test plans, regression suites, and debug failures.
  • Support FPGA bring-up, image integration, and platform enablement.
  • Analyze build failures, validation issues, and root-cause problems.
  • Automate build and validation workflows using scripting languages.
  • Work with design and verification teams to resolve RTL, firmware, and integration issues.
  • Maintain validation documentation, test reports, and debug logs.
  • Support continuous integration and automated regression environments.
  • Track, reproduce, and verify fixes for reported defects.

Skills

FPGA validation
pre-silicon validation
image generation
build flows
digital design concepts
SoC/IP architecture
debugging
Git
scripting

Education

Bachelor's/Master's in Electronics/EE/CE

Tools

Quartus
Vivado
ModelSim
QuestaSim

Job description

We are seeking an FPGA Validation & Image Build Engineer to support FPGA-based pre-silicon validation activities. The engineer will be responsible for FPGA image generation, IP validation, regression execution, build automation, issue debugging, and validation infrastructure support. The role requires close collaboration with RTL, verification, firmware, and platform teams to ensure successful validation of FPGA prototypes and IP functionality before silicon deployment.

Key Responsibilities
  • Develop, generate, and maintain FPGA images for validation platforms.
  • Perform FPGA IP validation and functional verification activities.
  • Execute validation test plans, regression suites, and debug failures.
  • Support FPGA bring-up, image integration, and platform enablement.
  • Analyze build failures, validation issues, and root-cause problems.
  • Automate build and validation workflows using scripting languages.
  • Work with design and verification teams to resolve RTL, firmware, and integration issues.
  • Maintain validation documentation, test reports, and debug logs.
  • Support continuous integration and automated regression environments.
  • Track, reproduce, and verify fixes for reported defects.
Required Skills
Mandatory
  • Experience in FPGA validation, FPGA prototyping, or pre-silicon validation.
  • Hands-on experience with FPGA image generation/build flows.
  • Good understanding of digital design concepts and SoC/IP architecture.
  • Familiarity with FPGA platforms such as Agilex, Stratix, Arria, or Xilinx devices.
  • Experience with scripting languages such as Python, TCL, Bash, or Perl.
  • Good debugging and problem-solving skills.
  • Experience with Git or similar version control systems.
Preferred
  • Experience with Quartus, Vivado, ModelSim, QuestaSim, or similar FPGA tools.
  • Knowledge of PCIe, DDR, Ethernet, UART, SPI, I2C, or other standard interfaces.
  • Experience with regression frameworks and CI/CD environments.
  • Understanding of validation methodologies and test automation.
  • Exposure to silicon bring-up or post-silicon validation activities.
Education
  • Bachelor's or Master's degree in Electronics Engineering, Electrical Engineering, Computer Engineering, or related disciplines.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Pre-Silicon FPGA Validation & Image Build Engineer
Pre-Silicon FPGA Validation & Image Build Engineer

UST • Penang

On-site
MYR 120,000 - 180,000
FPGA Development Tools Engineer
FPGA Development Tools Engineer

Altera Corporation • Kuala Lumpur

On-site
MYR 180,000 - 260,000
FPGA Silicon Validation Engineer
FPGA Silicon Validation Engineer

Altera • Bayan Lepas

On-site
MYR 90,000 - 130,000
FPGA Engineering Intern
FPGA Engineering Intern

Keysight Technologies SAles Spain SL. • Bayan Lepas

On-site
MYR 20,000 - 33,000
Senior FPGA Silicon Validation Engineer
Senior FPGA Silicon Validation Engineer

754 Altera Semiconductor Technology (M) Sdn. Bhd. • George Town

On-site
MYR 100,000 - 190,000
Senior FPGA Silicon Validation Engineer
Senior FPGA Silicon Validation Engineer

Altera • George Town

On-site
MYR 67,000 - 100,000
Senior Post-Silicon Validation Engineer
Senior Post-Silicon Validation Engineer

T-FOOTPRINT • Bayan Lepas

On-site
MYR 90,000 - 130,000
FPGA Development Tools Validation Technical Lead
FPGA Development Tools Validation Technical Lead

Altera • George Town

On-site
MYR 180,000 - 240,000
Senior FPGA Designer (IP Development)
Senior FPGA Designer (IP Development)

mnosys sdn bhd • Bayan Lepas

On-site
MYR 60,000 - 100,000
RTL FPGA Validation
RTL FPGA Validation

UST Malaysia • Penang

On-site
MYR 90,000 - 150,000