E-Core/Quark CPU Pre-Silicon Validation Design Engineer

Intel

George Town

On-site

MYR 80,000 - 100,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Intel in Malaysia, Penang, is seeking an Experienced Hire to perform functional verification of CPU logic, ensuring design meets specifications. The ideal candidate has a Bachelor’s degree in Electrical or Computer Engineering, along with knowledge of digital logic design and pre-silicon validation.

The role requires strong problem-solving abilities, experience with System Verilog, and skills in analyzing and debugging. An on-site presence is required for this role, with support from a collaborative team environment.

Qualifications

  • Minimum Bachelor Degree in Electrical/Electronics Engineering or Computer Engineering.
  • Knowledge in digital logic design and validation.
  • Experience in pre-silicon verification tools and methodologies.

Responsibilities

  • Perform functional verification of CPU logic to ensure design compliance.
  • Develop verification plans and test benches to confirm CPU specifications.
  • Replicate and debug issues in the presilicon environment.
  • Collaborate with architects to improve verification processes.

Skills

Knowledge of Computer System Architecture
Digital logic design
Pre-silicon or post-silicon validation
System Verilog
PERL/C/C++ programming
Analyzing and debugging skills
Creative problem solving

Education

Bachelor Degree in Electrical/Electronics Engineering or Computer Engineering

Tools

Synopsys simulator

Job description

Responsibilities
  • Performs functional verification of CPU logic to ensure design will meet specification requirements.
  • Develops IP verification plans, test benches, and the verification environment to ensure coverage and confirm CPU microarchitecture specifications.
  • Executes verification plans and defines and runs system simulation models to verify the design, analyze power and timing, and uncover bugs.
  • Replicates, root causes, and debugs issues in the presilicon environment.
  • Finds and implements corrective measures to resolve failing tests; collaborates with CPU architects, RTL developers, and physical design teams to improve verification of complex architectural and microarchitectural features and to meet functional, performance, and power goals.
  • Documents test plans and drives technical reviews of plans and proofs with design and architecture teams.
  • Maintains and improves existing functional verification infrastructure and methodology.
  • Participates in the definition of architecture and microarchitecture features of the CPU being designed actively.
Qualifications

You must possess a minimum of a Bachelor Degree in Electrical/Electronics Engineering or Computer Engineering.

Additional Qualifications
  • Knowledge of Computer System Architecture.
  • Knowledge in digital logic design, pre‑silicon or post‑silicon validation.
  • Experience in tools and methodologies for pre‑silicon verification/logic design including but not limited to: System Verilog, PERL/C/C++ programming.
  • Synopsys simulator will be a big plus.
  • Strong analyzing and debugging skill, creative in problem solving.

Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to our staffing team at malaysia.staffing@intel.com.

Job Type

Experienced Hire

Shift

Shift 1 (Malaysia)

Primary Location

Malaysia, Penang

Work Model for this Role

This role will require an on‑site presence. Job posting details (such as work model, location or time type) are subject to change.

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical or genetic information, military or veteran status, marital status, pregnancy, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Additional Information

Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

E-Core/Quark CPU Pre-Silicon Validation Design Engineer
E-Core/Quark CPU Pre-Silicon Validation Design Engineer

Intel Corporation • Penang

On-site
MYR 90,000 - 150,000
CPU Pre-Silicon Verification Engineer — Architecture Focus
CPU Pre-Silicon Verification Engineer — Architecture Focus

Intel • George Town

On-site
MYR 80,000 - 100,000
E-core CPU Physical Design Engineer
E-core CPU Physical Design Engineer

Intel Corporation • Malaysia

Hybrid
MYR 180,000 - 300,000
IP Design Verification Engineer
IP Design Verification Engineer

Intel • George Town

Hybrid
MYR 150,000 - 210,000
CPU Validation Tool Architect
CPU Validation Tool Architect

Intel Corporation • Penang

Hybrid
MYR 120,000 - 180,000
CPU Validation Tool Architect
CPU Validation Tool Architect

Intel • George Town

Hybrid
MYR 180,000 - 320,000
Senior USB IP Design Verification Engineer
Senior USB IP Design Verification Engineer

Intel • Kulim

Hybrid
MYR 120,000 - 180,000
Senior USB IP Design Verification Engineer
Senior USB IP Design Verification Engineer

Intel • George Town

Hybrid
MYR 180,000 - 240,000
CPU Pre-Silicon Verification Architect
CPU Pre-Silicon Verification Architect

Intel Corporation • Penang

On-site
MYR 90,000 - 150,000
CPU–SoC Mask Layout Designer (Diploma Level Contract role) - Silicon Engineering Group (SiG)
CPU–SoC Mask Layout Designer (Diploma Level Contract role) - Silicon Engineering Group (SiG)

Intel • George Town

Hybrid
Mentorship from industry experts
Hands-on exposure to silicon design
Opportunities for continuous learning