Senior Analog IC Design Engineer

JR Italy; Novara; Remoto; EUR 60.000 - 100.000; Tempo pieno

Descrizione del lavoro

An innovative technology company is seeking a Senior Analog IC Design Engineer to contribute to groundbreaking developments in high-performance data communication. This role focuses on designing high-speed Phase Locked Loops and integrated power management circuits within advanced CMOS nodes. The ideal candidate will have a strong background in analog design and a passion for energy-efficient solutions. With the opportunity to work on cutting-edge technologies in a collaborative environment, this position is perfect for those looking to make a significant impact in the industry. Remote work may be possible for the right candidate, although preference is given to local applicants.

Competenze

• Proven track record in PLL and power management design.
• Strong background in CMOS analog design fundamentals.

Mansioni

• Design and develop high-speed PLLs (10 GHz and above).
• Implement on-chip power management circuits such as LDOs and DACs.
• Collaborate closely with digital and systems teams.

Conoscenze

PLL Design

Power Management Design

CMOS Analog Design

Problem-Solving Skills

Strumenti

Cadence

Spectre

Descrizione del lavoro

Social network you want to login/join with:

col-narrow-left

Client:

IC Resources

Location:

Job Category:

Other

-

EU work permit required:

Yes

col-narrow-right

Job Reference:

6895170239646924800337127

Job Views:

1

Posted:

05.05.2025

Expiry Date:

19.06.2025

col-wide

Job Description:

I am recruiting for a Senior Analog IC Design Engineer on behalf of my client, a growing technology company developing next-generation solutions for high-performance data communication. The position focuses on high-speed Phase Locked Loop design and integrated power management within advanced CMOS nodes.

The Senior Analog IC Design Engineer will contribute to cutting-edge developments in energy-efficient interconnects.

Key responsibilities:

• Design and develop high-speed PLLs (10 GHz and above)
• Implement on-chip power management circuits such as LDOs and DACs
• Collaborate closely with digital, systems, and photonic teams on complex mixed-signal integration
• Run simulations, oversee layout, and verify performance of analog building blocks
• Bring industry trends and design innovations into the development cycle

Required experience:

• Proven track record in PLL and power management design, ideally at or near 12nm nodes
• Strong background in CMOS analog design fundamentals
• Proficient with tools like Cadence and Spectre
• Detail-oriented with excellent problem-solving skills

To be considered for this opportunity, you will need experience in high-speed designs.

This is an excellent opportunity for a Senior Analog IC Design Engineer looking to work on novel technologies in a collaborative and forward-looking environment.

Remote working may be possible for the right candidate, although Italy is preferred.