Attiva gli avvisi di lavoro via e-mail!

Senior Analog IC Design Engineer

JR Italy

Caserta

Remoto

EUR 50.000 - 90.000

Tempo pieno

17 giorni fa

Aumenta le tue possibilità di ottenere un colloquio

Crea un curriculum personalizzato per un lavoro specifico per avere più probabilità di riuscita.

Descrizione del lavoro

An innovative technology company is seeking a Senior Analog IC Design Engineer to work on cutting-edge projects in high-performance data communication. This role focuses on designing high-speed Phase Locked Loops and integrated power management solutions within advanced CMOS nodes. The ideal candidate will have a strong background in analog design and will collaborate closely with cross-functional teams to drive innovation. With the possibility of remote work, this position offers a unique opportunity to contribute to the development of energy-efficient interconnects in a forward-thinking environment.

Competenze

  • Experience in high-speed designs and analog IC design fundamentals.
  • Proven track record in PLL and power management design.

Mansioni

  • Design and develop high-speed PLLs (10 GHz and above).
  • Collaborate with digital, systems, and photonic teams on mixed signal integration.

Conoscenze

PLL Design
Power Management Design
CMOS Analog Design
Problem Solving

Strumenti

Cadence
Spectre

Descrizione del lavoro

Social network you want to login/join with:

col-narrow-left

Client:

IC Resources

Location:
Job Category:

Other

-

EU work permit required:

Yes

col-narrow-right

Job Reference:

6895170239646924800337147

Job Views:

1

Posted:

05.05.2025

Expiry Date:

19.06.2025

col-wide

Job Description:

I am recruiting for a Senior Analog IC Design Engineer on behalf of my client, a growing technology company developing next-generation solutions for high-performance data communication. The position is focused on high-speed Phase Locked Loop design and integrated power management within advanced CMOS nodes.

The Senior Analog IC Design Engineer will contribute to cutting-edge developments in energy-efficient interconnects.

Key responsibilities:

  • Design and develop high-speed PLLs (10 GHz and above)
  • Implement on-chip power management circuits such as LDOs and DACs
  • Collaborate closely with digital, systems and photonic teams on complex mixed signal integration
  • Run simulations, oversee layout and verify performance of analog building blocks
  • Bring industry trends and design innovations into the development cycle

Required experience:

  • Proven track record in PLL and power management design, ideally at or near 12nm nodes
  • Strong background in CMOS analog design fundamentals
  • Proficient with tools like Cadence and Spectre
  • Detail oriented with excellent problem solving skills

To be considered for this opportunity, you will need to have experience in high-speed designs.

This is an excellent opportunity for a Senior Analog IC Design Engineer looking to work on novel technologies in a collaborative and forward-looking environment.

Remote working may be possible for the right candidate, although Italy is preferred.

Ottieni la revisione del curriculum gratis e riservata.
oppure trascina qui un file PDF, DOC, DOCX, ODT o PAGES di non oltre 5 MB.