Analog IC Design Engineer - PLL

TN Italy; Italia; Remoto; EUR 50.000 - 90.000; Tempo pieno

Descrizione del lavoro

An innovative technology company is seeking a Senior Analog IC Design Engineer to spearhead high-speed PLL design and integrated power management solutions. This role offers the chance to work on cutting-edge technologies in a collaborative environment, focusing on energy-efficient interconnects. Ideal candidates will have a strong background in CMOS analog design and experience with high-speed designs. Join a forward-thinking team dedicated to developing next-generation solutions in a rapidly evolving field. Remote work may be an option for the right candidate, although preference is given to those in Italy.

Competenze

• Experience in high-speed designs, especially PLL and power management.
• Strong background in CMOS analog design fundamentals.

Mansioni

• Design and develop high-speed PLLs (10 GHz and above).
• Implement on-chip power management circuits such as LDOs and DACs.

Conoscenze

PLL Design

Power Management Design

CMOS Analog Design

Problem-Solving Skills

Strumenti

Cadence

Spectre

Descrizione del lavoro

Social network you want to login/join with:

col-narrow-left

Client:

IC Resources

Location:

Job Category:

-

EU work permit required:

Yes

col-narrow-right

Job Reference:

f2c9f9ad9f97

Job Views:

2

Posted:

08.05.2025

Expiry Date:

22.06.2025

col-wide

Job Description:

I am recruiting for a Senior Analog IC Design Engineer on behalf of my client, a growing technology company developing next-generation solutions for high-performance data communication. The position is focused on high-speed Phase Locked Loop (PLL) design and integrated power management within advanced CMOS nodes.

The Senior Analog IC Design Engineer will contribute to cutting-edge developments in energy-efficient interconnects.

Key responsibilities:

• Design and develop high-speed PLLs (10 GHz and above)
• Implement on-chip power management circuits such as LDOs and DACs
• Collaborate closely with digital, systems, and photonic teams on complex mixed-signal integration
• Run simulations, oversee layout, and verify performance of analog building blocks
• Bring industry trends and design innovations into the development cycle

Required experience:

• Proven track record in PLL and power management design, ideally at or near 12 nm nodes
• Strong background in CMOS analog design fundamentals
• Proficient with tools like Cadence and Spectre
• Detail-oriented with excellent problem-solving skills

To be considered for this opportunity, you will need to have experience in high-speed designs.

This is an excellent opportunity for a Senior Analog IC Design Engineer looking to work on novel technologies in a collaborative and forward-looking environment.

Remote working may be possible for the right candidate, although Italy is preferred.