Digital Verification Engineer, Sr. Staff

Synopsys, Inc.; Milano; In loco; EUR 60.000 - 80.000; Tempo pieno

Descrizione del lavoro

A leading company in chip design technology is seeking an innovative digital verification engineer. This role involves verifying high-speed digital designs and offers the opportunity to work with experienced engineers on cutting-edge PAM-based SerDes products. The ideal candidate will have extensive experience in digital verification, specifically in writing Verilog and System Verilog testbenches, ensuring high-quality metrics, and working with mixed-signal designs.

Competenze

• 10+ years of digital verification experience in the industry.
• Hands-on experience in writing complex testcases in Verilog and System Verilog.
• Familiarity with code quality metrics.

Mansioni

• Writing modular constrained-random Verilog and System Verilog testbenches.
• Performing functional coverage, assertion coverage, and code coverage.
• Creating and tracking test-plans.

Conoscenze

Digital verification

Verilog

System Verilog

Code quality metrics

Communication skills

Organization

Formazione

BSEE or MSEE

Strumenti

UVM methodology

VCS

Verdi

Descrizione del lavoro

Synopsys is seeking for a highly motivated and innovative digital verification engineer with exceptional knowledge in the verification of high-speed digital designs. The candidate would be working as part of a highly experienced mixed-signal design and verification team and will be involved in verifying current and next generation PAM-based SerDes products. The position offers an excellent opportunity to work with a skilled team of digital and mixed-signal engineers responsible for delivering high-end mixed-signal designs from specification development to performing functional and performance tests on prototype test-chips.

Main Responsibilities :

• Writing modular constrained-random Verilog and System Verilog testbenches
• Performing functional coverage
• Assertion coverage and code coverage
• Creating and tracking test-plans
• Evaluating failure cases and running gate-level simulations

Key Qualifications :

BSEE or MSEE with 10+ years of digital verification experience in the industry

Must have hands-on experience in writing complex testcases in Verilog and SystemVerilog

Must have familiarity with code quality metrics

Preferred Experience / Knowledge

High-speed digital & mixed-signal design & verification

Asynchronous clock domain crossing

Familiar with UVM methodology and verification using VCS / Verdi

Good organization and communication skills

At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.

Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.

J-18808-Ljbffr