SoC DFT Lead

Angel and Genie

Bengaluru

On-site

INR 6,000,000 - 12,000,000

Full time

5 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Angel and Genie is seeking a senior DFT architect to own SoC-level DFT architecture and strategy. You will drive implementation plans across multiple concurrent programs, acting as the technical authority for all DFT decisions and signoffs while mentoring a team of engineers.

Collaboration with RTL, STA, PD, and manufacturing ensures DFT readiness from design to tapeout. Strong leadership and communication are essential.

Qualifications

  • 12+ years of experience in DFT architecture and implementation for complex SoCs.
  • Proven track record of leading DFT implementation and sign-off on multiple custom SoC tapeouts.
  • Strong leadership, communication, and problem-solving skills.

Responsibilities

  • Own SoC-level DFT architecture and strategy for custom and platform-based SoCs.
  • Define and drive DFT implementation plans across multiple concurrent SoC programs.
  • Act as the technical authority and signoff owner for all DFT-related decisions and deliverables.
  • Lead DFT RTL integration, scan insertion, and test architecture implementation.
  • Own and drive: Scan, Compression, and ATPG strategy; MBIST, BISR, redundancy implementation.
  • JTAG/TAP, BoundaryScan, and debugging infrastructure; ensure DFT readiness across functional, scan, and low-power modes.
  • Collaborate with RTL, STA, and PD teams to ensure DFT-friendly design and implementation.
  • Drive ATPG pattern generation, simulation, and debug to ensure highest coverage and quality.
  • Work closely with physical design to close scan and test logic with minimal PPA impact.

Skills

DFT architecture
Leadership
Problem-solving
Communication
Team mentoring

Education

B.E./B.Tech or M.E./M.Tech in Electrical/Electronics/VLSI Engineering

Tools

Siemens Tessent
Synopsys DFTMAX
SpyGlass DFT

Job description

KeyResponsibilities

SoCDFTArchitecture&Leadership

OwnSoC-levelDFTarchitectureandstrategyforcustomandplatform-basedSoCs.

DefineanddriveDFTimplementationplansacrossmultipleconcurrentSoCprograms.

ActasthetechnicalauthorityandsignoffownerforallDFT-relateddecisionsanddeliverables.

Execution&TechnicalOwnership

LeadDFTRTLintegration,scaninsertion,andtestarchitectureimplementation.

Ownanddrive:

Scan,Compression,andATPGstrategy

MBIST,BISR,andredundancyimplementation

JTAG/TAP,BoundaryScan,anddebuginfrastructure

EnsureDFTreadinessacrossfunctional,scan,andlow-powermodes.

CollaboratewithRTL,STA,andPDteamstoensureDFT-friendlydesignandimplementation.

DriveATPGpatterngeneration,simulation,anddebugtoensurehightestcoverageandquality.

Cross-Functional&ManufacturingInterface

WorkcloselywithphysicaldesignteamstoensurescanandtestlogicclosurewithminimalPPAimpact.

Interfacewithmanufacturing,ATE,andOSATteamsontestrequirements,vectordelivery,andsiliconbring-up.

Supportpost-silicondebug,yieldramp,andtestoptimization.

RepresentSemifiveincustomer-facingtechnicaldiscussionsrelatedtoDFTstrategyandsignoff.

Methodology&TeamDevelopment

DefineandstandardizeDFTmethodologies,flows,andchecklistsacrossSemifiveprograms.

Driveautomation,scripting,andreusetoimproveDFTefficiencyandpredictability.

MentoranddevelopDFTengineersandleads,buildingdeeptechnicalandexecutioncapability.

ReviewandapproveDFTsignoffreportsandtapeoutreadinesscriteria.

Qualifications

B.E./B.TechorM.E./M.TechinElectrical/Electronics/VLSIEngineering.

12+yearsofexperienceinDFTarchitectureandimplementationforcomplexSoCs.

ProventrackrecordofleadingDFTimplementationandsignoffonmultiplecustomSoCtapeouts.

Strongexpertisein:

Scan,Compression,andATPGmethodologies

MBIST,BISR,andmemoryrepairschemes

JTAG/TAPandBoundaryScan

DFTRTLintegrationandpatternsimulation

Hands-onexperiencewithindustry-standardDFTtools,suchas:

SiemensTessent

SynopsysDFTMAX/TestMAX

SpyGlassDFT(orequivalent)

Strongunderstandingof:

Low-powerDFTchallenges(UPF/CPF)

Scanandtest-modetimingclosure

PhysicalimplementationconstraintsforDFT

Experienceworkingwithmanufacturing,ATE,andpost-siliconvalidationteams.

Excellentproblem-solving,communication,andleadershipskills.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SoC DFT Lead
SoC DFT Lead

Angel and Genie Hiring For Angel and Genie • Bengaluru

On-site
INR 5,000,000 - 8,000,000
DFT Engineer – Experience – 8 to 12 years in DFT implementation for complex SoCs.
DFT Engineer – Experience – 8 to 12 years in DFT implementation for complex SoCs.

Angel-and-Genie • Bengaluru

On-site
INR 1,200,000 - 1,800,000
SoC DFT Lead
SoC DFT Lead

SEMIFIVE • Bengaluru

On-site
INR 5,000,000 - 9,000,000
SoC Testability Architect: Lead the Silicon Excellence Roadmap (DFT Lead)
SoC Testability Architect: Lead the Silicon Excellence Roadmap (DFT Lead)

Texas Instruments • Bengaluru

On-site
INR 1,500,000 - 2,200,000
Senior DFT Engineer
Senior DFT Engineer

Tecquire Solutions Pvt Ltd • Dadri

On-site
INR 1,500,000 - 2,100,000
Sr. DFT Engineer
Sr. DFT Engineer

NXP Semiconductors • Maharashtra

On-site
INR 2,500,000 - 5,000,000
Senior Dft Engineer
Senior Dft Engineer

Exiger Technologies • Bengaluru

On-site
INR 1,500,000 - 2,500,000
DFT Architect
DFT Architect

TylSemi • Bengaluru

On-site
INR 2,000,000 - 3,000,000
DFT (Design for Testability) Lead
DFT (Design for Testability) Lead

7Rays Semiconductors • Bengaluru

On-site
INR 900,000 - 1,300,000
DFT Engineer
DFT Engineer

Capgemini Engineering • Bengaluru

On-site
INR 800,000 - 1,200,000