SMTS Package designer Job Description :

Tsavorite Scalable Intelligence

Bengaluru

On-site

INR 3,000,000 - 6,000,000

Full time

19 hours ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Tsavorite Scalable Intelligence in Bangalore is seeking a senior engineer to lead the package design of leading edge AI products. You will own substrate layout from concept through tape-out, coordinating silicon, package, and board interfaces while aligning with DFM and BOM requirements.

You will collaborate with SI/PI leads, PCB, mechanical and thermal teams to optimize packaging for high-speed SerDES (PCIe Gen6) and advanced memory interfaces, and you will interface with OSAT suppliers to

Qualifications

  • More than 11+ years of experience in the flip chip BGA package design.
  • Experience working on the Large Formfactor, high layer count designs, Stack-up definition, Bump and ball map definition, Package outline drawings.
  • Very good understanding of the package design rules as well as design for manufacturing and successful tape out of multiple designs.
  • Knowledge of Package level signal integrity and power integrity.
  • Worked on High speed Serdes(PCIE Gen6, 112-224 G Ethernet) and memory interface like DDR5, LPDDR and HBM.
  • Mentor Xpedition experience is preferred.

Responsibilities

  • Responsible for the package design of the Leading edge AI products for Tsavorite.
  • Responsible for the feasibility studies for the new IP definition and Package design concepts.
  • Owning the substrate layout design from start to end and taping out multiple products
  • Co-design between Silicon, package and board.
  • Collaborate closely with the Signal integrity, power integrity leads, PCB design, Mechanical and thermals to optimize the design to meet the product requirements.
  • Interface with the OSAT/Packaging suppliers to understand the design rules, review the package design, meet DFM requirements and Documentation of BOM.

Skills

Flip chip BGA package design
High-speed SerDes (PCIe Gen6)
DDR5 / LPDDR / HBM interfaces
Package level signal integrity
DFM / manufacturing readiness

Tools

Mentor Xpedition

Job description

Founded in 2023,by Industry veterans HQ in California,US

Company Description:

We are product based startup. The products are chipsets and intelligent machines that enable scalable enterprises AI, streaming video intelligence, training trillion parameter models, and fine-tuning LLMs, allowing enterprises to improve productivity with advanced solutions. We are looking for exceptional talent and leadership to join our organization, the world's first company developing Agentic Silicon for powering the future of AI.

We are pioneering a new era in AI innovation focused on accelerating the

adoption of end-to-end enterprise AI, from the edge to Zettascale systems.

Our cutting-edge Software and composable silicon Chiplets will transform the way AI models are Trained, Deployed, and Scaled.

"Join Our Growing Team!"

We are building a world-class team to drive innovation in AI Silicon & Software and hiring for below position in Bangalore

Qualifications:
  • More than 11+ years of experience in the flip chip BGA package design
  • Experience working on the Large Formfactor, high layer count designs, Stack-up definition, Bump and ball map definition, Package outline drawings
  • Very good understanding of the package design rules as well as design for manufacturing and successful tape out of multiple designs.
  • Knowledge of Package level signal integrity and power integrity.
  • Worked on High speed Serdes(PCIE Gen6, 112-224 G Ethernet) and memory interface like DDR5, LPDDR and HBM.
  • Mentor Xpedition experience is preferred.
Responsibilities:
  • Responsible for the package design of the Leading edge AI products for Tsavorite.
  • Responsible for the feasibility studies for the new IP definition and Package design concepts.
  • Owning the substrate layout design from start to end and taping out multiple products
  • Co-design between Silicon, package and board.
  • Collaborate closely with the Signal integrity, power integrity leads, PCB design, Mechanical and thermals to optimize the design to meet the product requirements.
  • Interface with the OSAT/Packaging suppliers to understand the design rules, review the package design, meet DFM requirements and Documentation of BOM.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

PMTS Package designer Job Description :
PMTS Package designer Job Description :

Tsavorite Scalable Intelligence • Bengaluru

On-site
INR 3,000,000 - 6,000,000
Package Architect
Package Architect

Tsavorite Scalable Intelligence • Bengaluru

On-site
INR 4,000,000 - 8,000,000
Senior Package Design Engineer
Senior Package Design Engineer

Mulya Technologies • Bengaluru

On-site
INR 400,000 - 680,000
Senior Package Design Engineer
Senior Package Design Engineer

Mulya Technologies • Bengaluru Urban

On-site
INR 2,500,000 - 4,500,000
Senior IC Packaging Engineer
Senior IC Packaging Engineer

MosChip • Hyderabad

On-site
INR 2,600,000 - 4,200,000
PMTS-Signal/Power Integrity Engineer
PMTS-Signal/Power Integrity Engineer

Tsavorite Scalable Intelligence • Bengaluru

On-site
INR 4,000,000 - 6,500,000
Senior IC Packaging Engineer - 8 to 10 Years - HYD
Senior IC Packaging Engineer - 8 to 10 Years - HYD

MosChip Technologies Limited • Hyderabad

On-site
INR 3,000,000 - 6,000,000
Senior IC Packaging Engineer - 8 to 10 Years - HYD
Senior IC Packaging Engineer - 8 to 10 Years - HYD

MosChip® • Hyderabad

On-site
INR 4,000,000 - 6,000,000
Senior IC Packaging Engineer
Senior IC Packaging Engineer

Axiado Corporation • Hyderabad

On-site
INR 2,500,000 - 3,500,000
Senior Staff Engineer - Physical Design
Senior Staff Engineer - Physical Design

TylSemi, Inc. • Karnataka

Hybrid
INR 3,500,000 - 5,500,000