Senior/Staff NAND Process Integration Design Rule Engineer

Micron Technology, Inc.

Hyderabad

In loco

INR 4.000.000 - 7.000.000

Tempo pieno

14 giorni+

Aumenta le possibilità di ricevere una risposta da questo datore di lavoro

Il tuo curriculum e una lettera di presentazione personalizzati, che corrispondono esattamente a ciò che sta cercando.

Supera i filtri ATS

Vantaggi offerti da questo lavoro

Medical/dental/vision plans
Paid time off and holidays

Descrizione del lavoro

Micron Technology, Inc. is seeking a Senior/Staff NAND Process Integration Design Rule Engineer to drive next-generation 3D NAND development in the Storage Technology Group. You will define physical design rules, work with multiple teams, and develop automated solutions to ensure design-rule coverage.

The role requires strong semiconductor physics knowledge, CAD tool experience, and the ability to coordinate across multidisciplinary teams to meet project milestones and production ramps.

Competenze

  • Master’s or PhD with at least 3 years in the semiconductor industry in Process Integration or related areas.
  • Strong semiconductor device physics and VLSI silicon processing knowledge.
  • Experience developing code using Python or similar languages/tools.
  • Familiarity with CAD tools and layout/design rule interactions (Cadence Virtuoso, K2view, Mentor Graphics DRV/RVE).

Mansioni

  • Define physical design rules for current and future Non-Volatile Memory technologies from conception to production ramp.
  • Collaborate with process integration teams to keep technology developments up to date and rules accurate.
  • Evaluate layout and architecture options for feasibility within design rules and process limits.
  • Develop automated solutions to ensure design-rule coverage and consistency with other tech collateral.
  • Support DRC across base and mask layers and interface with the physical verification team.

Conoscenze

Python
Communication skills
Semiconductor physics
Process integration

Formazione

Master’s or PhD degree

Strumenti

Cadence Virtuoso
K2view
Mentor Graphics DRV/RVE

Descrizione del lavoro

Senior/Staff NAND Process Integration Design Rule Engineer (Evergreen)

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

Our vision is to transform how the world uses information to enrich life for all.

Join an inclusive team passionate about one thing: using their expertise in the relentless pursuit of innovation for customers and partners. The solutions we build help make everything from virtual reality experiences to breakthroughs in neural networks possible. We do it all while committing to integrity, sustainability, and giving back to our communities. Because doing so can fuel the very innovation we are pursuing.

As a Senior/ Staff NAND Design Rule Engineer in Process Integration (Storage Technology Group), your primary role is to drive and contribute to next generation 3D NAND development efforts. You will be working with several peer groups to define, execute, and coordinate effective actions to enable multiple projects to hit key achievements and timelines.

Responsibilities include but are not limited to the following:
  • Define physical design rules for current and future Non-Volatile Memory (NVM) technologies from conception to full production ramp.
  • Interact with process integration team to keep all technology developments up to date, to ensure DR's are accurate.
  • Interact with design teams to evaluate the feasibility of different layout and architecture options (i.e., design rule and process limitations).
  • Develop automated solutions and agentic capabilities to ensure sufficient design rule coverage, accuracy and consistency with other technology collaterals.
  • Interact across multi-disciplinary teams to understand product and test structure failures and their interaction with layout and mask generated data
  • Support design rule checking (DRC) of both base and mask layers and interface with physical verification team.
  • Define algorithms for generation of mask data from drawn base layer data.
  • Involve projects across multi-disciplinary teams focusing on layout and mask generation issues
Qualifications and Experience
  • "Master’s or PhD degree with at least 3 years of experience in the semiconductor industry in the areas of Process Integration, Yield Enhancement, Product Engineering, Test Structure Development, or Unit Process Development."
  • Strong semiconductor device physics and VLSI silicon processing and integration flow knowledge.
  • Proven ability to develop code and agentic solutions using Python or other industry standard programming languages or tools such as Claudecode.
  • Exposure to design, design rule & layout, ability to do minor layout and experience with CAD tools like Cadence Virtuoso, K2view, and Mentor Graphics DRV/RVE is required.
  • Familiarity with CAD group interactions, data post-processing, and the process of transferring data from the database to the reticle.
  • Strong knowledge of advanced semiconductor process flow, the scaling issues of memory (non-volatile/volatile memory technologies) from device and product perspectives, as well as the function and purpose of major NAND components, such as BL sensing, Word-line driver, and CMOS under array.
  • Strong communication skills (written, verbal and presentation).
Job Profile(s):

Semiconductor Design Engineer 3

Relocation level: (TBD)

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth.

Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on Benefits | Micron Technology, Inc.

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

Ottieni la revisione del curriculum gratis e riservata.

o trascina qui il file.

Similar jobs

Offerte di lavoro simili che vale la pena confrontare

Senior/Staff NAND Process Integration Design Rule Engineer
Senior/Staff NAND Process Integration Design Rule Engineer

Micron • India

In loco
INR 1.200.000 - 1.800.000
Senior/Staff NAND Design Rule Engineer
Senior/Staff NAND Design Rule Engineer

Micron Technology • Hyderabad

In loco
INR 4.500.000 - 6.500.000
SENIOR/ STAFF / PRINCIPAL ENGINEER — NAND SILICON DESIGN VALIDATION (SDV)
SENIOR/ STAFF / PRINCIPAL ENGINEER — NAND SILICON DESIGN VALIDATION (SDV)

Micron Technology, Inc. • Hyderabad

In loco
INR 5.000.000 - 7.000.000
Senior/Staff Product Development
Senior/Staff Product Development

Micron Technology, Inc. • Hyderabad

In loco
INR 1.200.000 - 1.800.000
Choice of medical, dental, and vision plans
Paid family leave
Robust paid time-off program
Senior/Staff DRAM RTL Design Engineer
Senior/Staff DRAM RTL Design Engineer

Micron Technology • Hyderabad

In loco
INR 4.500.000 - 7.000.000
Member of Technical Staff , Memory Design
Member of Technical Staff , Memory Design

Micron Technology, Inc. • Hyderabad

In loco
INR 3.500.000 - 5.500.000
Senior Engineer Design
Senior Engineer Design

Micron Technology, Inc. • Hyderabad

In loco
INR 2.800.000 - 4.200.000
Senior/ Staff/ Principal - Silicon Design Validation Engineer
Senior/ Staff/ Principal - Silicon Design Validation Engineer

Micron Technology, Inc • Hyderabad

In loco
INR 1.800.000 - 3.000.000
Medical plan
Dental plan
Vision plan
+2
Staff Engineer, Design Verification Lead
Staff Engineer, Design Verification Lead

Micron Technology, Inc. • Hyderabad

In loco
INR 4.200.000 - 7.000.000
Staff Engineer, Physical Design
Staff Engineer, Physical Design

Micron Technology, Inc. • Hyderabad

In loco
INR 6.000.000 - 8.400.000