Senior STA Engineer

Astera Labs; Ahmedabad District; On-site; INR 1,800,000 - 2,500,000; Full time

Job summary

Astera Labs in Ahmedabad is seeking a Senior STA Engineer to own static timing analysis, timing signoff, and timing closure for complex ASIC/SoC designs. You will collaborate with RTL, Synthesis, PD and Signoff teams to resolve timing issues and deliver tape-out-ready designs.

The role requires strong knowledge of STA tools (PrimeTime, Tempus), SDC constraints, and clock-domain timing, with proven debugging and mentoring abilities. This is a full-time on-site position located in Ahmedabad.

Qualifications

• Strong expertise in Static Timing Analysis and timing closure.
• Hands-on experience with PrimeTime or equivalent STA tools.
• Excellent knowledge of SDC constraints and timing exceptions.
• Understanding of ASIC/SoC design, synthesis, PD, and signoff flows.
• Experience with MCMM/MMMC analysis.
• Knowledge of timing variations including OCV/AOCV/POCV and SI/crosstalk.

Responsibilities

• Own STA and timing signoff from synthesis through tape-out.
• Perform MCMM/MMMC timing analysis across modes.
• Analyze setup/hold, recovery/removal, min/max, and clock violations.
• Develop and validate SDC constraints for clocks and I/O delays.
• Perform clock tree and timing analysis including skew and latency.
• Drive timing closure with cross-functional teams.

Skills

Static Timing Analysis & timingClosure

Synopsys PrimeTime

Cadence Tempus

SDC constraints & timing exceptions

ASIC/SoC design flow

MCMM/MMMC analysis

OCV/AOCV/POCV, derating, SI/crosstalk

Clock-domain timing, skew, latency

Tcl scripting

Python scripting

Mentoring junior engineers

Ownership & project management

Tape-out scheduling

Education

B.E./B.Tech/M.E./M.Tech in Electronics, Electrical Engineering, VLSI

Tools

Synopsys PrimeTime

Cadence Tempus

Job description

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com .

Position: Senior STA Engineer Experience: 4–8 years Location: Ahmedabad Employment Type: Full-time

Job Summary

We are looking for a Senior STA Engineer with strong expertise in Static Timing Analysis, timing signoff, and timing closure for complex ASIC/SoC designs. The candidate will own timing analysis activities across the design flow and work closely with RTL, Synthesis, Physical Design, and Signoff teams to resolve complex timing issues.

Key Responsibilities

• Own STA and timing signoff activities from synthesis through physical design and tape-out.
• Perform MCMM/MMMC timing analysis across all functional and test modes.
• Analyze and debug setup, hold, recovery, removal, min/max, and clock-related violations.
• Develop, review, and validate SDC constraints, including clocks, generated clocks, I/O delays, false paths, multicycle paths, and timing exceptions.
• Perform detailed clock tree and clock timing analysis, including skew, latency, uncertainty, jitter, and clock reconvergence.
• Drive timing closure in collaboration with RTL, synthesis, physical design, and ECO teams.
• Analyze critical timing paths and recommend design, synthesis, placement, routing, or ECO solutions.
• Perform timing analysis considering OCV/AOCV/POCV, derates, SI/crosstalk, and process-voltage-temperature variations.
• Review timing constraints and methodology to ensure signoff-quality timing analysis.
• Support timing ECOs and evaluate their impact across multiple corners and modes.
• Develop and maintain Tcl/Python automation for STA analysis, report generation, and flow optimization.
• Debug complex timing issues and provide technical guidance to junior STA engineers.
• Participate in methodology development, flow improvements, and timing signoff reviews.
• Coordinate with cross-functional teams to ensure project milestones and tape-out schedules are achieved.

Required Technical Skills

• Strong expertise in Static Timing Analysis and timing closure.
• Hands-on experience with Synopsys PrimeTime, Cadence Tempus, or equivalent STA tools.
• Excellent knowledge of SDC constraints and timing exceptions.
• Strong understanding of ASIC/SoC design, synthesis, physical design, and signoff flows.
• Expertise in MCMM/MMMC analysis.
• Good understanding of OCV/AOCV/POCV, CPPR, SI/crosstalk, derating, and variation-aware timing.
• Strong knowledge of clock-domain timing, clock uncertainty, skew, latency, and clock reconvergence.
• Proficiency in Tcl scripting; Python/Perl scripting is an advantage.
• Strong debugging, analytical, and problem-solving skills.
• Ability to independently own STA for a block or full-chip design.
• Ability to identify root causes of complex timing violations and drive them to closure.
• Ability to interact effectively with design, RTL, synthesis, PD, CTS, and signoff teams.
• Experience mentoring junior engineers and reviewing their STA work.
• Strong ownership, communication, and project-management skills.
• Ability to work in a fast-paced semiconductor environment and deliver against tight tape-out schedules.

Education

B.E./B.Tech/M.E./M.Tech in Electronics, Electrical Engineering, VLSI, or a related discipline.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.