Physical Design Engineer

Proxelera PVT LTD

Bengaluru

On-site

INR 1,500,000 - 2,600,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Health insurance
Paid time off
Professional development support

Job summary

Proxelera is seeking a Physical Design Engineer to own the end-to-end physical implementation of chips in Bengaluru or Hyderabad, driving from floorplan to sign-off. The role focuses on AI, DSP, AMS and wireless silicon, with collaboration across cross-functional teams to meet stringent customer specifications.

You will manage constraints, perform EMIR/IR-drop analysis, and contribute to both PD and implementation, while scripting flows in TCL, Python or Perl to ensure productivity and accuracy.

Qualifications

  • Own the physical implementation of a block or chip through to sign-off, ensuring timing closure across corners.
  • Write or modify constraints and SDC files, not just consume them.
  • Run production flow through floorplanning, placement, CTS and route with sign-off checks.
  • Script well to keep the flow cohesive using TCL, Python or Perl.

Responsibilities

  • Lead the physical implementation of blocks or chips, ensuring timing closure across corners and modes.
  • Manage constraints and SDC, run EMIR and IR-drop analysis, and drive physical verification through sign-off.
  • Work on schematic capture, layout, matching and parasitics on the analog side, contributing to PD and implementation.
  • Collaborate with cross-functional teams to ensure designs meet customer specs.
  • Use TCL, Python or Perl to streamline the flow and boost productivity.

Skills

Physical Design
Timing Closure
Constraints & SDC
Floorplanning
Placement
CTS & Route
Scripting (TCL/Python/Perl)

Tools

EMIR
IR-drop analysis

Job description

Navii is an AI recruiter, running this search on behalf of Proxelera.

HERE'S HOW IT WORKS

Rather than your resume sitting in a queue, you have a conversation with Navii about your experience and what you want next. What you say reaches Proxelera's hiring team in your own words. It is a required step, and there is nothing to schedule.

NEXT STEP

A conversation with Navii about this role:

https://app.heynavii.ai/careers/physical-design-engineer-4055cb57

ABOUT PROXELERA

Proxelera does end-to-end chip design from India, specification through silicon. Most chip companies use their India centres for validation or one slice of the process. Proxelera was built on the opposite idea: the whole system, owned ground up, in country. Over 190 engineers across the Bengaluru and Mysuru design centres, working on AI, DSP, AMS and wireless networking silicon.

THE ROLE

You will own the physical design process, guiding netlists through floorplan, placement, clock tree synthesis and route to sign-off, on AI, DSP, AMS and wireless networking silicon. This is end-to-end chip design, where you implement and also innovate.

Also a fit if you call yourself: Physical Design Engineer, Chip Design Engineer, VLSI Engineer.

THE WORK
  • Lead the physical implementation of blocks or chips, holding timing closure across corners and modes.
  • Manage constraints and SDC, run EMIR and IR-drop analysis, and take physical verification through sign-off.
  • Work on schematic capture, layout, matching and parasitics on the analog side, contributing to both PD and implementation.
  • Work closely with cross-functional teams, driving alignment and making sure designs meet customer specifications.
  • Use TCL, Python or Perl to streamline the flow and keep productivity up.
WHAT YOU'LL NEED
  • You have owned the physical implementation of a block or chip through to sign-off, managing timing closure in practice.
  • You have written or corrected constraints and SDC rather than only consuming them.
  • You have run the production flow through floorplan, placement, CTS and route, meeting all sign-off checks.
  • You script well enough to hold the flow together, in TCL, Python or Perl.
EVEN BETTER IF
  • You have handled DFT insertion, scan and ATPG during implementation.
  • You are familiar with low-power implementation, including UPF and multiple power domains.
  • You have worked at advanced nodes and understand the specific challenges they bring.
WHO THRIVES HERE
  • You enjoy complex design challenges and want ownership of your work.
  • You like a collaborative culture with open communication and feedback, and you adapt to what different teams need.
  • You are proactive, and you improve processes as you hit new problems.
THE TEAM

You will join over 190 engineers across Bengaluru and Mysuru, working with stakeholders across the organisation. You will report to Raghavendra Mohan V, who leads delivery and operations.

COMPENSATION AND LOGISTICS

Full-time, on-site five days a week, Bangalore or Hyderabad. The hiring team will share compensation details directly.

  • Benefits include health insurance, paid time off and professional development support.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

RTL Design Engineer
RTL Design Engineer

Proxelera PVT LTD • Bengaluru

On-site
INR 1,200,000 - 2,400,000
Health insurance
Paid time off
Professional development support
Design Verification Engineer
Design Verification Engineer

Proxelera PVT LTD • Bengaluru

On-site
INR 1,200,000 - 2,500,000
Health insurance
Paid time off
Professional development support
Platform Software and Validation Engineer
Platform Software and Validation Engineer

Proxelera PVT LTD • Bengaluru

On-site
INR 1,800,000 - 2,400,000
Health insurance
Paid time off
Professional development
Physical Design Engineer
Physical Design Engineer

Weekday AI • Bengaluru

On-site
INR 3,000,000 - 7,500,000
Physical Design Engineer
Physical Design Engineer

Kairos Technologies Inc. • Hyderabad, Bengaluru

On-site
INR 1,200,000 - 2,400,000
[India] Physical Design Lead
[India] Physical Design Lead

EdgeCortix • Hyderabad

On-site
INR 4,000,000 - 7,000,000
Stock options
Flex work time
Top-tier employee benefits
Physical Design Engineer
Physical Design Engineer

Weekday AI (YC W21) • Bengaluru

On-site
INR 3,000,000 - 7,500,000
Principal Engineer, Physical Design (AI2481)
Principal Engineer, Physical Design (AI2481)

SiMa.ai, Inc. • Bengaluru

On-site
INR 7,000,000 - 12,000,000
Physical Design Engineer
Physical Design Engineer

Accenture PLC • Bengaluru

On-site
INR 900,000 - 1,500,000
Principal Physical Design Engineer
Principal Physical Design Engineer

Mulya Technologies • Bengaluru Urban

On-site
INR 8,756,567 - 13,134,850