Physical Design and Implementation Engineer, GPU

Google

Bengaluru

On-site

INR 3,500,000 - 6,500,000

Full time

21 hours ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Google Bengaluru is seeking a senior IC physical design engineer to help push the performance, power and area of custom silicon powering our products. You will own RTL-to-GDS workflows for high-PPA designs and collaborate across geographies.

This role emphasizes design convergence, EDA methodology improvements, and block-level QoR management, with in-person interviews as part of the process.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field; or equivalent practical experience.
  • 8 years of experience in physical design and participation in 4 chip tape outs.

Responsibilities

  • Use analytical and simulation techniques to ensure PPA is within defined requirements and develop ASIC RTL2GDS implementation for high PPA designs.
  • Collaborate with cross-functional teams to debug failures or performance shortfalls in lab or simulation.
  • Design chips, chip-subsystems, or partitions from synthesis through place and route and sign off convergence to meet architecture goals of power, performance, and area.
  • Develop, validate, and improve EDA methodology for a specialized sign-off or implementation domain to enable cross-functional teams to build and deliver blocks that are correct by construction and ease convergence efforts.
  • Manage block and full-chip level physical implementation and QoR (power, timing, area).

Skills

Analytical thinking
Team collaboration

Education

Bachelor's degree in Electrical/Computer Engineering or Computer Science
8 years experience in physical design

Tools

Python
Perl
TCL

Job description

In most instances, this position requires in-person interviews as part of the hiring process.

Minimum qualifications
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 8 years of experience in physical design and participation in 4 chip tape outs.
Preferred qualifications
  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • Experience with scripting languages such as Perl, Python, or TCL.
About The Job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Responsibilities
  • Use analytical and simulation techniques to ensure Performance, Power, and Area (PPA) is within defined requirements and develop all aspects of ASIC RTL2GDS implementation for high PPA designs.
  • Collaborate with cross-functional teams to debug failures or performance shortfalls program goals in lab or simulation.
  • Design chips, chip-subsystems, or partitions within subsystems from synthesis through place and route and sign off convergence, ensuring that the design meets the architecture goals of power, performance, and area.
  • Develop, validate, and improve Electronic Design Automation (EDA) methodology for a specialized sign off or implementation domain to enable cross-functional teams to build and deliver blocks that are correct by construction and ease convergence efforts.
  • Manage block and full-chip level physical implementation and QoR (power, timing, area).

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form .

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Micro-architecture and RTL Lead, Google Cloud
Micro-architecture and RTL Lead, Google Cloud

Google • Bengaluru

On-site
INR 3,000,000 - 5,400,000
ASIC RTL Design Engineer III, Silicon
ASIC RTL Design Engineer III, Silicon

Google • Bengaluru

On-site
INR 1,500,000 - 2,500,000
Circuit Design Engineer, Technology and Foundry Interface, Google Cloud
Circuit Design Engineer, Technology and Foundry Interface, Google Cloud

Google Inc. • Bengaluru

On-site
INR 4,000,000 - 7,000,000
Silicon Physical Design STA Lead, Google Cloud
Silicon Physical Design STA Lead, Google Cloud

Google • Bengaluru

On-site
INR 3,600,000 - 6,000,000
Digital Design Engineer, RTL IP, Silicon
Digital Design Engineer, RTL IP, Silicon

Google Inc. • Bengaluru

On-site
INR 3,000,000 - 5,000,000
ASIC RTL Design Engineer III, Silicon
ASIC RTL Design Engineer III, Silicon

Google Inc. • Bengaluru

On-site
INR 1,200,000 - 1,500,000
Micro-architecture and RTL Lead, Google Cloud
Micro-architecture and RTL Lead, Google Cloud

Google Inc. • Bengaluru

On-site
INR 4,000,000 - 8,000,000
Design Verification Engineer, PhD, Early Career
Design Verification Engineer, PhD, Early Career

Google • Bengaluru

On-site
INR 1,200,000 - 2,500,000
Circuit Design Engineer, Technology and Foundry Interface, Google Cloud
Circuit Design Engineer, Technology and Foundry Interface, Google Cloud

Google • Bengaluru

On-site
INR 4,000,000 - 8,000,000
Senior Silicon Physical Design Engineer, Google Cloud
Senior Silicon Physical Design Engineer, Google Cloud

Google • Bengaluru

On-site
INR 4,500,000 - 7,000,000