Memory Layout Engineer

LeadSOC Technologies Pvt Ltd

Bengaluru

On-site

INR 1,200,000 - 2,000,000

Full time

7 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

LeadSOC Technologies Pvt Ltd is seeking a Memory Layout Engineer with 3+ years of hands-on experience in custom memory circuit layout, verification, and semiconductor design methodologies. The role focuses on SRAM/DRAM layout, layout verification, and integration with standard cell libraries in FinFET process nodes.

The successful candidate will work with Cadence Virtuoso and physical verification tools like Calibre, contribute to memory architecture and peripheral circuits, and demonstrate

Qualifications

  • 3+ years in memory layout design.
  • Strong SRAM/DRAM layout knowledge.
  • Experience with FinFET tech and low nodes.
  • Custom analog layout experience.
  • CMOS fundamentals and fabrication processes.
  • Hands-on DRC, LVS and PEX.
  • Memory architecture, bit cells, sense amps, peripherals.
  • Cadence Virtuoso and Calibre experience.
  • Strong debugging and problem-solving skills.

Skills

Memory Layout
SRAM/DRAM
FinFET
Analog Layout
CMOS basics
DRC LVS PEX
Memory Architecture
Problem Solving

Tools

Cadence Virtuoso
Calibre

Job description

Job Description – Memory Layout Engineer

Experience: 3+ Years

Job Title: Memory Layout Engineer

Employment Type: Full-time

Job Summary

We are looking for a skilled Memory Layout Engineer with 3+ years of experience in custom layout design and implementation of memory circuits. The candidate should have strong knowledge of SRAM/DRAM layout, layout verification, physical verification, and semiconductor design methodologies.

Required Skills
  • 3+ years of experience in Memory Layout Design.
  • Strong knowledge of SRAM/DRAM layout design.
  • Experience in FinFET technology and Lower Nodes
  • Experience in custom analog layout design.
  • Good understanding of CMOS fundamentals and semiconductor fabrication processes.
  • Hands-on experience with DRC, LVS, and PEX.
  • Knowledge of memory architecture, bit cells, sense amplifiers, and peripheral circuits.
  • Experience with Cadence Virtuoso and physical verification tools such as Calibre or equivalent.
  • Good debugging and problem-solving skills.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Memory Layout Engineer
Memory Layout Engineer

leadIC Design Pvt Ltd • Bengaluru

On-site
INR 1,000,000 - 2,000,000
Memory Layout Engineer
Memory Layout Engineer

Capgemini Engineering • Bengaluru

On-site
INR 1,800,000 - 3,200,000
Onsite opportunities
Memory Layout Engineer
Memory Layout Engineer

Dignifyd • Bengaluru

On-site
INR 900,000 - 1,500,000
Memory Layout Design Engineer
Memory Layout Design Engineer

LeadSOC Technologies Pvt Ltd • Bengaluru

On-site
INR 4,000,000 - 7,000,000
Memory Layout Engineer
Memory Layout Engineer

UANDWE, Inc. • Bengaluru

On-site
INR 1,200,000 - 2,400,000
Layout Engineer
Layout Engineer

7hillsTS • Bengaluru

On-site
INR 800,000 - 1,200,000
SRAM Senior / Staff / Principal – Design & Layout Engineers
SRAM Senior / Staff / Principal – Design & Layout Engineers

NextiCron Technologies • Bengaluru

Hybrid
INR 1,500,000 - 2,700,000
Senior Layout Design Engineer
Senior Layout Design Engineer

LeadSOC Technologies Pvt Ltd • Bengaluru

On-site
INR 900,000 - 1,300,000
Memory Layout Engineer
Memory Layout Engineer

ThunderSoft India Private Limited • Bengaluru

On-site
INR 2,500,000 - 4,500,000
Senior Staff Engineer – Memory Circuit Design
Senior Staff Engineer – Memory Circuit Design

LeadSOC Technologies Pvt Ltd • Bengaluru

On-site
INR 4,500,000 - 6,500,000