Memory Controller and Data Transfer Engine Design Lead

Larsen & Toubro Ltd; Bengaluru; Presencial; INR 4 500 000 - 7 500 000; Tempo integral

Resumo da oferta

LTSCT — L&T Semiconductor Technologies Limited in Bengaluru, India, seeks a DTMA & Memory Controller Design Lead with 10+ years of experience to own the DTMA engine and memory-subsystem integration across SRAM, HBM4e, and PE arrays.

The role requires strong RTL (SystemVerilog) skills, deep memory-subsystem knowledge, and leadership to drive verification, performance modeling, and bandwidth optimization while collaborating across hardware and architecture teams.

Qualificações

• 10+ years in memory-subsystem, DMA, or memory-controller design.
• Deep expertise with DRAM/HBM controller architecture, scheduling, and timing.
• Strong RTL (SystemVerilog) design skills for DMA engines, arbiters, and memory schedulers.
• Solid understanding of multi-bank SRAM architectures, banking/interleaving, and conflict resolution.
• Experience with descriptor-based DMA, gather/scatter, tensor tiling, and prefetching.
• Knowledge of address mapping, request reordering, and bandwidth/efficiency optimization.

Responsabilidades

• Own DTMA engine RTL and data movement between SRAM, HBM4e, and PE arrays.
• Define the compute-to-memory interface to feed PE arrays at bandwidth.
• Lead integration of HBM4e memory controllers across 6 stacks.
• Design descriptor-based DMA, gather/scatter, tensor tiling, and prefetching.
• Architect 512-bank, 8 TB/s SRAM access scheduling and conflict-avoidance logic.
• Drive verification, performance modeling, and bandwidth/latency closure with AI workloads.
• Collaborate with PD on HBM PHY/controller placement and memory-hierarchy trade-offs.

Conhecimentos

Memory-subsystem

DMA

RTL SystemVerilog

C/C++/Python modeling

Leadership & collaboration

Formação académica

M.Tech/MS in EE/ECE or equivalent

Ferramentas

SystemVerilog

HBM4e

NoC interfaces

Descrição da oferta de emprego

DTMA & Memory Controller Design Lead

Location: Bangalore, India | Company: LTSCT — L&T Semiconductor Technologies Limited | Reporting To: Chandra — Senior Architect, DC HW Systems | Experience: 10+ years (mandatory)

Role Summary

The DTMA & Memory Controller Design Lead owns the Data Transfer and Memory Access (DTMA) engine together with HBM4e memory-controller integration. You will orchestrate all data movement between the 512-bank SRAM (8 TB/s), the 6-stack HBM4e subsystem (384 GB, 12 TB/s), and the PE arrays — the subsystem that keeps xPU's compute engine saturated.

Key Responsibilities

• Own micro-architecture and RTL of the DTMA engine managing data movement between SRAM banks, HBM4e, and the BFOS PE arrays.
• Define the compute-to-memory interface with the DTMA engine and SRAM banks to keep PE arrays fully fed at bandwidth.
• Lead integration and configuration of HBM4e memory controllers across 6 stacks (384 GB, 12 TB/s aggregate).
• Design descriptor-based DMA, gather/scatter, tensor-tiling, and prefetch mechanisms optimized for BFOS dataflow.
• Architect the 512-bank, 8 TB/s SRAM access scheduling, bank arbitration, and conflict-avoidance logic.
• Optimize address mapping, request scheduling, and refresh/timing to maximize sustained HBM bandwidth efficiency.
• Define QoS and flow-control interfaces to the NoC and compute engine to prevent stalls and starvation.
• Drive verification, performance modeling, and bandwidth/latency closure across realistic AI workload traffic.
• Collaborate with PD on HBM PHY/controller placement and with architecture on memory-hierarchy trade-offs.

Required Skills & Experience

• 10+ years in memory-subsystem, DMA, or memory-controller design for high-bandwidth SoCs.
• Deep expertise with DRAM/HBM controller architecture, scheduling, and timing (HBM2E/HBM3/HBM3E; HBM4e a strong plus).
• Strong RTL (SystemVerilog) design skills for DMA engines, arbiters, and memory schedulers.
• Solid understanding of multi-bank SRAM architectures, banking/interleaving, and conflict resolution.
• Experience with descriptor-based DMA, gather/scatter, tensor tiling, and prefetching.
• Knowledge of address mapping, request reordering, and bandwidth/efficiency optimization.
• Familiarity with AI/ML data-movement patterns and their impact on memory-system design.
• Hands-on performance modeling and closure for high-bandwidth memory subsystems.
• Proficiency in C/C++/Python for modeling and verification.
• Proven technical leadership and cross-functional collaboration.

Preferred Qualifications

• Experience integrating HBM PHY/controller IP on advanced nodes.
• Background in AI accelerator or HPC memory subsystems.
• Familiarity with UCIe/NoC traffic interaction with memory controllers.
• M.Tech/MS in EE/ECE or equivalent.