FPGA Silicon Design Verification Engineer

Altera

Bengaluru

On-site

INR 1,500,000 - 2,000,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Altera is seeking an FPGA Silicon Design Verification Engineer in Bengaluru. The role involves performing functional verification of FPGAs, developing verification plans, and collaborating with architects and RTL developers. Candidates should possess a Bachelor's Degree and a minimum of 7 years experience with SystemVerilog and UVM/OVM methodologies. The team focuses on ensuring that designs meet specifications while improving verification methodologies. Altera offers innovative programmable solutions across various applications.

Qualifications

  • Minimum of 7 years of experience in FPGA design verification.
  • Experience with code coverage and functional coverage.
  • Experience with multiple RTL simulators.

Responsibilities

  • Perform functional logic verification of an FPGA.
  • Develop and execute verification plans and test benches.
  • Collaborate with design and architecture teams.

Skills

SystemVerilog
UVM
OVM
Scripting (perl/Python)
Regression Testing
Ethernet Protocols

Education

Bachelor's Degree in Electrical Engineering, Computer Engineering, or related field

Job description

## FPGA Silicon Design Verification EngineerApplylocations: Bengaluru, Karnataka, Indiatime type: Full timeposted on: Posted Todayjob requisition id: R02497# **Job Details:**### ## **Job Description:**Performs functional logic verification of an FPGA to ensure design will meet specification requirements. Develops FPGA verification plans, test benches, and the verification environment to ensure coverage to confirm to microarchitecture specifications. Executes verification plans and defines and runs system simulation models to verify the FPGA design, analyze power and timing, and uncover bugs. Replicates, root causes, and debugs issues in the pre-silicon environment. Finds and implements corrective measures to resolve failing tests. Collaborates with FPGA architects, RTL developers, and physical design teams to improve verification of complex architectural and microarchitectural features. May also collaborate with systems and software engineers to support integration testing of the FPGA. Documents test plans and drives technical reviews of plans and proofs with design and architecture teams. Maintains and improves existing functional verification infrastructure and methodology. Documents, reviews, and executes the verification strategy plan on different methodologies/techniques (e.g., gate-level-simulation strategy, power patterns/aware simulations) used to enable feature coverage as per the microarchitecture specifications.### ## **Qualifications:**You must possess the minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.Minimum Qualifications:• Bachelor's Degree in Electrical Engineer, Computer Engineering, or related field.Minimum of 7 years of experience in the following:• Experience with SystemVerilog.• Experience with UVM or OVM methodology.• Experience with scripting perl/PythonPreferred Qualifications:• Master’s Degree in Electrical Engineer, Computer Engineering, or related field.• Experience with code coverage.• Experience with functional coverage.• Experience with X-propagation.• Experience with multiple RTL simulators.• Experience with regression testing.• Experience creating components that are reusable from block to top.• Experience in Ethernet protocols.### ## **Job Type:**Regular### ## **Shift:**Shift 1 (India)### ## **Primary Location:**Bengaluru, Karnataka, India### ## **Additional Locations:**### ## **Posting Statement:**All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.**About Altera**Altera: Accelerating InnovatorsAltera provides leadership programmable solutions that are easy-to-use and deploy in applications from cloud to edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Altera is helping to shape the future through pioneering innovation that unlocks extraordinary possibilities for everyone on the planet.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

FPGA Silicon Design Engineer
FPGA Silicon Design Engineer

Altera • Bengaluru

On-site
INR 1,500,000 - 2,100,000
Senior Design Verification Engineer
Senior Design Verification Engineer

Altera • New Delhi

On-site
INR 2,000,000 - 3,500,000
CPU Design Verification Engineer
CPU Design Verification Engineer

Altera • Bengaluru

On-site
INR 2,000,000 - 3,000,000
FPGA Silicon Design Verification Engineer
FPGA Silicon Design Verification Engineer

844 Altera Semiconductor Technology India Pvt. Ltd. • Bengaluru

On-site
INR 800,000 - 1,200,000
Design Verification Engineer
Design Verification Engineer

Altera • New Delhi

On-site
INR 1,200,000 - 1,600,000
Senior Design Verification Engineer
Senior Design Verification Engineer

844 Altera Semiconductor Technology India Pvt. Ltd. • New Delhi

Hybrid
INR 800,000 - 1,500,000
Senior FPGA Design Engineer
Senior FPGA Design Engineer

844 Altera Semiconductor Technology India Pvt. Ltd. • Bengaluru

On-site
INR 2,600,000 - 4,800,000
Senior FPGA Design Engineer
Senior FPGA Design Engineer

Altera Corporation • India

On-site
INR 1,200,000 - 2,200,000
Design Verification Engineer
Design Verification Engineer

844 Altera Semiconductor Technology India Pvt. Ltd. • New Delhi

Hybrid
INR 800,000 - 1,200,000
Principal Verification Engineer
Principal Verification Engineer

Altera • New Delhi

Remote
INR 1,500,000 - 2,200,000