Schick keinen Standard-Lebenslauf — erstelle einen Lebenslauf und ein Anschreiben, die genau auf diese Rolle zugeschnitten sind.
Acldigital in Bangalore is seeking an experienced FPGA Design Engineer to own complex FPGA projects end-to-end. You will design and verify FPGA logic, implement high-speed interfaces, and collaborate with RTL, verification and software teams.
The ideal candidate has 8+ years of hands-on FPGA experience, strong knowledge of Verilog/SystemVerilog/VHDL, and hands-on timing closure and debugging skills. This role requires immediate joiners and is based in Bangalore.
Experience: 8+ Years
Location: Bangalore
Notice Period: Immediate joiners Preferred