Digital IP Design - Senior Lead Engineer

NXP Semiconductors NV

Dadri

Presencial

INR 2.800.000 - 5.500.000

Jornada completa

Hace 7 días
Sé de los primeros/as/es en solicitar esta vacante

Consigue una respuesta de este empleador

Tu currículum y tu carta de presentación, adaptados exactamente a lo que buscan contratar.

Supera los filtros ATS

Descripción de la vacante

NXP Semiconductors India seeks a seasoned IC design professional to architect and develop complex IPs and subsystems for automotive ADAS, encompassing vision and radar, in a full end-to-end design flow from spec to implementation.

Prerequisites include 7–13 years of hands-on experience with custom processors, high‑speed protocols, memory interfaces, HDL, and C/C++ modeling. Collaboration with global teams is essential to deliver robust, zero-defect designs.

Formación

  • 7-13 years of experience in architecting and designing complex IP/sub-systems.
  • Experience with DSP functions for vision and radar processing is desirable.
  • Proficiency in HDL, scripting, and C/C++ for hardware modeling.

Responsabilidades

  • Architect and design complex IP/Subsystems for automotive ADAS, vision, and radar.
  • Lead IP development from concept to implementation within tight schedules.
  • Ensure quality and drive process improvements for zero-defect designs.
  • Collaborate with global/local experts to advance technology.

Conocimientos

IP design
DSP processing
HDL Verilog/VHDL
C/C++
FPGA/Emulation validation
Testbench development
Scripting Perl/Tcl
AXI/AMBA protocols
PCIe/USB/MIPI
DDR4/LPDDR4
LIN/CAN/FlexRay

Descripción del empleo

Job Opportunity: Seeking highly motivated, energetic, team-oriented Individual Contributor willing to go deeper into logic design and take the challenge of architecting and developing Complex IPs / Subsystems using the latest advanced Design flow methodologies and efficient techniques.

The person would be working closely with experienced and motivated team of global systems experts, SoC Design functions to address the design/architectural challenges in the context of the complex IP, Subsystem and overall System level designs, towards providing a complete solution with end to end design flow from High Level Specifications to actual design Implementation.

Key Responsibilities
  • Architect and Design complex IP and Subsystems across a range of protocols required for Automotive Self Driving Vehicles (ADAS) both Vision and Radar, In-Vehicle networks, Gateway Systems, Fail Safe Subsystems (ASIL-D) etc.
  • Own and Lead IP / Subsystem from Concept till IP Design and Development achieving final design performance in integrated system within aggressive, market driven schedules.
  • Ensure quality adherence during all stages of the IP development cycle and carry out a thorough analysis of existing processes, recommend and implement the process improvements to ensure ‘Zero Defect’ designs.
  • Ability to work well as part of a team of global and local experts to influence and build technological innovations.
Key Skills
  • Self starter with 7-13 years of experience to Architect and Design complex IP design / Sub-system with minimal supervision.
  • Custom Processor Designs with key DSP functions like those needed for Vision and Radar processing.
  • Experience in High Speed Serial protocols and associated high speed challenges on controller and PHY for PCIe, USB & MIPI CSI / DSI.
  • Understanding of key External Memory interface protocols including DDR4 / LPDDR4, QuadSPI Flash interfaces.
  • Experience in microcontroller architecture, Cache, protocols like AHB/AMBA AXI.
  • Experience in automotive protocols like LIN, CAN, Flexray – would be advantageous.
  • Extensive hands on knowledge of HDLs (Verilog/VHDL), Scripting languages (Perl, Tcl), C/C++ for hardware modeling.
  • Understanding of end to end IP development flow including complex CDC, RDC constructs, IP Synthesis, DFT ATPG coverage.
  • Work on Testbench and Testplan development closely with the verification team. Addressing of Testability aspects of the IP / Subsystem along with functional requirements would be an advantage.
  • Hands on work on pre silicon validation using FPGA/Emulation Board would be a significant added advantage.
Key Soft Skills
  • Proficient skills in both written and verbal communication. Can articulate well.
  • Has a sense of Ownership and engages everyone with Trust and Respect.
  • Should demonstrate Emotional Intelligence and Leadership values with ability to work well as a part of team both local and remote or multisite.

More information about NXP in India…

#LI-2734

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

Digital IP Design - Senior Lead Engineer
Digital IP Design - Senior Lead Engineer

NXP Semiconductors • Dadri

Presencial
INR 1.800.000 - 2.400.000
Senior Lead Engineer - IP Design
Senior Lead Engineer - IP Design

NXP Semiconductors • Bengaluru

Presencial
INR 4.000.000 - 7.000.000
Sr. Principal - IP Design
Sr. Principal - IP Design

NXP Semiconductors • Dadri

Presencial
INR 2.500.000 - 4.200.000
Senior Principal Engineer - IP Design
Senior Principal Engineer - IP Design

NXP Semiconductors • Dadri

Presencial
INR 4.000.000 - 6.000.000
Senior Principal Engineer - IP Design
Senior Principal Engineer - IP Design

NXP Semiconductors • Bengaluru

Presencial
INR 3.500.000 - 7.000.000
Sr Design Engineer
Sr Design Engineer

NXP Semiconductors NV • Bengaluru

Presencial
INR 1.200.000 - 1.800.000
Senior Principal Engineer - IP Verification
Senior Principal Engineer - IP Verification

NXP Semiconductors • Dadri

Presencial
INR 4.000.000 - 7.000.000
Lead Design Engineer - Digital IP
Lead Design Engineer - Digital IP

Larsen & Toubro • Bengaluru

Presencial
INR 1.000.000 - 2.000.000
Principal Engineer - IP Verification
Principal Engineer - IP Verification

NXP Semiconductors • India

Presencial
INR 1.800.000 - 2.500.000
Senior Lead Design Engineer
Senior Lead Design Engineer

NXP Semiconductors NV • Bengaluru

Presencial
INR 3.500.000 - 6.500.000