ASIC-FPGA Verification Engineer

Artech

Bengaluru

Hybrid

INR 1,200,000 - 1,800,000

Full time

4 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Artech in Bengaluru is seeking an experienced Associate ASIC-FPGA Verification Engineer to join our engineering team. The candidate should have strong hands-on experience in digital functional verification, SystemVerilog, UVM, PCIe, and Ethernet MAC protocols.

The role involves developing reusable verification components, building UVM testbenches, and verifying PCIe Gen4/Gen5/Gen6 and Ethernet MAC protocols across IP, subsystem, and system levels. Hybrid work mode in Bangalore.

Qualifications

  • Candidate must have 6+ years of experience in digital functional verification for ASIC/FPGA.
  • Proficient with SystemVerilog, OOP, and UVM.
  • Hands-on verification with PCIe Gen4/Gen5/Gen6, PHY/Link/Transaction layers.
  • Experience with Ethernet MAC protocol verification.
  • Developing UVM testbench components including scoreboards and monitors.

Responsibilities

  • Develop reusable verification components (drivers, monitors, scoreboards, checkers).
  • Perform digital functional verification for ASIC/FPGA at IP/subsystem/system levels.
  • Develop and maintain UVM-based testbenches and UVCs.
  • Verify PCIe Gen4/Gen5/Gen6 and Ethernet MAC protocols.
  • Create test plans, test cases, assertions, and reference models.
  • Conduct functional and code coverage analysis to achieve sign-off.
  • Debug simulation issues and coordinate with RTL and system teams.
  • Support regression testing and tape-out activities.

Skills

SystemVerilog
UVM
OOP
PCIe Gen4/5/6
Ethernet MAC
Python/Shell scripting
Git/SVN
Debugging

Education

B.E./B.Tech in Electronics/Electrical
M.E./M.Tech in Microelectronics or VLSI (advantage)

Tools

SystemVerilog
UVM

Job description

Work Mode: Hybrid

Experience: 6–8 Years

Employment Type: Full-time

Job Description

We are looking for an experienced Associate ASIC-FPGA Verification Engineer to join our engineering team in Bangalore. The ideal candidate will have strong hands‑on experience in digital functional verification, SystemVerilog, UVM, PCIe, and Ethernet MAC protocols.

Key Responsibilities

  • Develop reusable verification components, including drivers, monitors, scoreboards, checkers, predictors, reference models, and coverage models using SystemVerilog and UVM.
  • Perform digital functional verification of ASIC and FPGA designs at IP, subsystem, and system levels.
  • Develop and maintain UVM‑based testbenches and Universal Verification Components (UVCs).
  • Verify PCIe Gen4/Gen5/Gen6 and Ethernet MAC protocols.
  • Develop test plans, test cases, assertions, and self‑checking reference models.
  • Perform functional and code coverage analysis to achieve verification sign‑off.
  • Debug simulation failures, analyze design issues, and work closely with RTL design and system engineering teams.
  • Support regression testing and verification activities throughout the product development lifecycle, including tape‑out.

Mandatory Skills

  • 6+ years of experience in digital functional verification for ASIC/FPGA.
  • Strong hands‑on experience with SystemVerilog, Object‑Oriented Programming (OOP), and UVM.
  • Hands‑on verification experience with PCIe Gen4/Gen5/Gen6, covering PHY, Link, and Transaction layers.
  • Strong experience in Ethernet MAC protocol verification.
  • Experience developing UVM testbench components for PCIe and Ethernet, including scoreboards, monitors, drivers, coverage models, and reference models.
  • Experience with SystemVerilog Assertions (SVA), functional coverage, and code coverage.
  • Experience with Linux/Unix environments and scripting using Python, Perl, Shell, or Make.
  • Experience with version control tools such as Git, SVN, or CVS.
  • Verification experience on at least one ASIC/FPGA product through the tape‑out lifecycle.

Preferred Skills

  • Experience with power‑aware simulation and gate‑level simulation debugging.
  • Knowledge of avionics protocols and DO‑254 standards.
  • Experience in IP, subsystem, and SoC‑level verification.

Education

  • Bachelor's or Master's degree in Electronics, Electrical Engineering, or a related field.
  • A Master's degree in Microelectronics, VLSI, CAD, or Embedded Systems is an advantage.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Experienced ASIC-FPGA Verification Engineer
Experienced ASIC-FPGA Verification Engineer

Boeing India Pvt Ltd • Bengaluru

On-site
INR 3,000,000 - 7,000,000
FPGA Verification
FPGA Verification

Weekday AI (YC W21) • Bengaluru

On-site
INR 5,000,000 - 7,000,000
FPGA Verification Engineer
FPGA Verification Engineer

Epergne Solutions • Hyderabad

On-site
INR 1,000,000 - 1,500,000
FPGA Silicon Design Verification Engineer
FPGA Silicon Design Verification Engineer

844 Altera Semiconductor Technology India Pvt. Ltd. • Bengaluru

On-site
INR 800,000 - 1,200,000
ASIC Verification Engineer (IP & SoC)
ASIC Verification Engineer (IP & SoC)

Prodapt • Bengaluru

On-site
INR 1,800,000 - 2,800,000
FPGA Verification Engineer
FPGA Verification Engineer

Swediumglobal • Bengaluru

On-site
INR 1,400,000 - 2,800,000
ASIC Verification Engineer (IP & SoC)
ASIC Verification Engineer (IP & SoC)

Prodapt Solutions Private Limited • Bengaluru

On-site
INR 1,500,000 - 2,500,000
Verification Engineer - 2319
Verification Engineer - 2319

Sunrise Biztech Systems • Hyderabad

On-site
INR 900,000 - 1,300,000
Lead Design Verification Engineer
Lead Design Verification Engineer

Tech Mahindra • Bengaluru

On-site
INR 1,200,000 - 1,800,000
Senior SoC DV Lead
Senior SoC DV Lead

Cortex Consultants LLC • Bengaluru Urban

On-site
INR 2,500,000 - 3,500,000