ASIC Engineering Analog Design Leader | high-speed optical transceiver circuits (modulator driv[...]

Cisco

Bengaluru

On-site

INR 3,500,000 - 6,000,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Cisco’s Client Optics Group is accelerating the development of high‑speed optical transceivers and silicon photonics for next‑generation data centers. You will own the design of full‑chip electrical specifications and mixed‑signal datapaths in driver ICs for 100G/200G/400G per Lambda solutions.

Join a collaborative team working across analog, digital, and product groups to deliver power‑efficient, manufacturable solutions with tight validation and test plans.

Qualifications

  • Minimum: Bachelors + 10 years of related experience, or Masters + 6 years, or PhD + 3 years in high‑speed AMS design.
  • Experience in high‑speed optical transceiver design (modulator drivers, TIA, CDR, PLLs, ADC/DAC).
  • Proficiency with industry standard tools (Cadence Virtuoso, Spectre, Caliber).
  • Strong device physics intuition and circuit operation skills.
  • Proficiency in Python or C for design automation and analysis.

Responsibilities

  • Participate in analog/mixed‑signal design for 100G/200G/400G per Lambda solutions.
  • Drive full‑chip electrical specifications, circuit design, and verification plans across electrical, optical, and product teams.
  • Author mixed‑signal datapath designs including photonics modulator drivers, serializers, PLLs, TIAs and control circuits.
  • Debug silicon and system‑level issues during bring‑up and lab validation to improve yield and reliability.
  • Collaborate with architecture, digital, SI/PI and product teams on verification and testability strategies.

Skills

High-speed AMS design
Optical transceiver design
Python or C scripting
Cross-functional collaboration
Lab instrumentation

Education

Bachelor's degree in Electrical Engineering
Master’s degree in Electrical Engineering
PhD in Electrical Engineering

Tools

Cadence Virtuoso
Cadence Spectre
Caliber
Verilog-A modeling

Job description

Cisco’s Client Optics Group (COG) designs & delivers the high-speed optical transceivers and platforms that power Cisco's core data center networking solutions.

We specialize in the design and integration of cutting‑edge IM/DD optics and silicon photonic platforms that enable customers to deploy industry‑leading optical technologies within data center with unprecedented speed, capacity, and reliability.

Come join us and take part in shaping COG’s ground‑breaking optical solutions by designing, developing, and testing some of the most advanced pluggable and co‑packaged optics (CPO) being developed in the industry.

You will work with Cisco's best‑in‑class Silicon Photonics team. Our team is responsible for driving the development and optimization of optical transceivers & modules (800G, 1.6T & beyond) that seamlessly integrate with Cisco's routing, switching, and datacenter platforms, enabling customers to build scalable, high‑performance networks that support emerging technologies including AI/ML workloads, and next‑generation data center architectures.

We seek an experienced High Speed AMS Design Engineer to drive full‑chip electrical specifications and deliver mixed‑signal design for Cisco's silicon photonics driver integrated circuits supporting 100G/200G/400G per Lambda solutions. You will own high‑speed datapath and low‑speed control circuit design for receive and transmit paths in our next‑generation silicon photonics modules.

Your Impact
  • Participate in analog/mixed‑signal design for Cisco's next‑generation silicon photonics driver integrated circuits for 100G/200G/400G per Lambda solutions.
  • Drive full‑chip electrical specifications, circuit design, and verification test plans from concept through production, coordinating across electrical, optical, and product teams.
  • Author mixed‑signal datapath designs including photonics modulator drivers, serializers, PLLs, TIAs and control circuits while optimizing for power, performance, testability, and cost.
  • Debug complex silicon and system‑level issues during bring‑up and lab validation phases, driving yield enhancements and failure analysis.
  • Collaborate with architecture, digital, SI/PI and product teams on verification, design and testability strategies.
Minimum Qualifications
  • Bachelors + 10 years of related experience, or Masters + 6 years of related experience, or PhD + 3 years of high‑speed AMS design experience.
  • Demonstrated expertise in high‑speed optical transceiver design (modulator drivers, TIA, CDR, PLLs, ADC/DAC) and proficiency with industry standard tools (Cadence Virtuoso, Spectre, Caliber).
  • Strong skills in device physics and circuit operations.
  • Proficiency in Python or C for design automation, scripting, and analytical tools.
Preferred Qualifications
  • Master’s or PhD degree in Electrical Engineering.
  • 8–10 years of hands‑on analog/mixed signal circuit design experience.
  • Experience with silicon photonics driver ICs and direct‑detect optical module architectures.
  • Good understanding of silicon photonics, optical subsystems.
  • Expertise in one or more high‑speed PHYs, protocols and subsystems (SerDes 112 Gbps/224 Gbps PAM4, Ethernet, UCIE, clock and data recovery systems, PLLs, ADC/DAC circuits).
  • Hands‑on experience with lab instrumentation (digital communication analyzers, real‑time scopes, BERTs), SI/PI and test fixture/PCB.
  • Familiarity with Verilog-A modeling for AMS simulations.
  • Strong collaborator, team player with ability to work across teams in multiple sites.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

High Speed AMS - ASIC Engineering Technical Leader
High Speed AMS - ASIC Engineering Technical Leader

Cisco • Bengaluru

On-site
INR 4,500,000 - 7,000,000
High Speed AMS - ASIC Engineering Technical Leader
High Speed AMS - ASIC Engineering Technical Leader

Cisco Systems, Inc. • Bengaluru

On-site
INR 2,500,000 - 4,200,000
ASIC Engineering Digital Designer/ Leader ( digital design, FSM, CPU sub-systems, complex SOCs,[...]
ASIC Engineering Digital Designer/ Leader ( digital design, FSM, CPU sub-systems, complex SOCs,[...]

Cisco • Pune District

On-site
INR 2,000,000 - 3,000,000
Title: ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 year[...]
Title: ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 year[...]

Cisco Systems, Inc. • Pune District

On-site
INR 1,500,000 - 2,500,000
ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |12-16 years| Pune)
ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |12-16 years| Pune)

Cisco • Pune District

On-site
INR 1,500,000 - 2,000,000
Title: ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |12-16 yea[...]
Title: ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |12-16 yea[...]

Cisco Systems, Inc. • Pune District

On-site
INR 1,500,000 - 2,500,000
Analog & Mixed-Signal IC Design Lead Engineer
Analog & Mixed-Signal IC Design Lead Engineer

Phizenix • Bengaluru

Hybrid
INR 4,000,000 - 7,500,000
Senior Analog & Mixed-Signal IC Designer
Senior Analog & Mixed-Signal IC Designer

Phizenix • Bengaluru

Hybrid
INR 4,000,000 - 7,000,000
Senior Analog Director- PCIe-Gen7 , UCIe
Senior Analog Director- PCIe-Gen7 , UCIe

Omni Design Technologies, Inc. • Bengaluru

On-site
INR 2,500,000 - 4,000,000
Signal Integrity Engineer-1.6 OSFP Board Design
Signal Integrity Engineer-1.6 OSFP Board Design

Lumilens • Bengaluru

On-site
INR 4,500,000 - 7,500,000
Competitive salary
Comprehensive benefits package
Professional development opportunities
+2