Application Specific Integrated Circuit Design Engineer
Direct message the job poster from ACL Digital
ASIC/SOC Front End Design Engineer
Responsibilities include:
- Setting up ASIC QA flows for RTL design quality checks.
- Understanding the design, including top-level interfaces, clock structure, reset structure, RAMs, CDC boundaries, and power domains.
- Running Lint, Synthesis, LEC, Static timing analysis, CDC, RDC, DFT, and CLP steps.
- Developing clock constraints, false paths, multi-cycle paths, IO delays, exceptions, and waivers.
- Checking flow errors, design errors, violations, and reviewing reports.
- Debugging CDC, RDC issues and implementing RTL fixes.
- Supporting DFX team for DFX controller integration, Scan insertion, MBIST insertion, and DFT DRC & MBIST checks.
- Handling multiple PNR blocks, building wrappers, and propagating constraints and waivers.
- Porting flows or designs to different technology libraries.
- Generating RAMs based on targeted memory compilers and integrating with RTL.
- Running functional verification simulations as needed.
Job Requirements:
- B.E/M.E/M.Tech or B.S/M.S in EE/CE with 3 to 5 years of relevant experience.
- Experience with ASIC design flow and direct experience in sub-20nm technology nodes.
- Experience in signoff of front-end quality checks and metrics for various project milestones.
- Proficiency in TCL, Perl, and Python scripting.
Experience: 3 to 5 years
Notice Period: Immediate
Additional Details
- Seniority level: Associate
- Employment type: Full-time
- Industry: Semiconductor Manufacturing
Referrals increase your chances of interviewing at ACL Digital by 2x.
Get notified about new Application Specific Integrated Circuit Design Engineer jobs in Hyderabad, Telangana, India.
We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.