Senior Design Verification Engineer – RTL/UVM Expert

European Tech Recruit; Cork; On-site; EUR 90,000 - 120,000; Full time

Job summary

European Tech Recruit is assisting a leading semiconductor company in Cork to hire a Senior Design Verification Engineer. The candidate will lead UVM-based verification, create testbenches, and verify RTL sensor algorithms to meet ASIC tapeout standards.

The role requires 3+ years in ASIC verification, strong UVM/SystemVerilog skills, and proficiency in shell scripting with Python. Familiarity with C/C++ and Formal verification tools is a plus, and the work is based in County Cork.

Qualifications

• Bachelor’s degree in Science, Engineering, or related field.
• 3+ years in ASIC design verification or UVM-based verification.
• Experience with gate-level simulation debugging and power extraction tools is advantageous.
• Strong experience with constrained-random verification using UVM and coverage-driven methodologies.
• Extensive experience using RTL simulation tools.
• Proficiency in UVM, SystemVerilog, and shell scripting (Perl/Python).
• Familiarity with C/C++ is a plus.
• Debugging experience.
• Formal verification tools a bonus.
• SystemC and Matlab familiarity a bonus.

Responsibilities

• Apply verification methodologies including UVM and Formal Verification.
• Develop and maintain testbenches and verification components (UVCs, C models, reusable environments).
• Verify RTL of sensor algorithms for ASIC tapeout quality.
• Create test plans based on design specs and collaborate with design and systems engineers for validation.
• Integrate C models into the UVM framework.
• Write and maintain SystemVerilog assertions.
• Debug, verify, optimize and perform bit-exact comparisons with test vectors.
• Support integration of designs into higher-level subsystems and test planning.
• Use Python automation to streamline workflows.
• Document test plans, results, and methodologies.

Skills

UVM

SystemVerilog

Shell scripting

C/C++

Python

Constrained-random verification

Coverage-driven verification

Debugging

Formal verification

Education

Bachelor's degree

Tools

RTL simulators

C models

Formal verification tools

Job description

European Tech Recruit is assisting a leading semiconductor company in Cork to hire a Senior Design Verification Engineer. The candidate will lead UVM-based verification, create testbenches, and verify RTL sensor algorithms to meet ASIC tapeout standards.

The role requires 3+ years in ASIC verification, strong UVM/SystemVerilog skills, and proficiency in shell scripting with Python. Familiarity with C/C++ and Formal verification tools is a plus, and the work is based in County Cork.