Design Engineering Architect

Cadence Design Systems; Cork; Hybrid; EUR 120,000 - 180,000; Full time

Job summary

Cadence Design Systems in Cork, Ireland seeks a Design Engineering Architect to lead the development of key IP blocks and define architecture for UCIe, Ethernet, HBM, and PCIe. Based in Cork, you will drive RTL sign-off and collaborate with system architects, managers and software teams to ensure on-time, high-quality delivery.

You will mentor engineers, contribute to IP quality processes, and participate in industry standards bodies and conferences to reinforce Cadence’s leadership in

Qualifications

• Degree in Electrical/Electronic Engineering, microelectronics, or a related discipline.
• 15-20 years’ experience in microelectronics industry.
• Expert in Verilog/System Verilog RTL design essential.
• Expert in front-end design tools covering LINT, synthesis, CDC/RDC analysis essential.
• Experience of SoC architecture and development essential.
• Experience of technical team leadership essential.
• Excellent oral and written English essential.
• Self-motivated with excellent planning, interpersonal and with the ability to communicate complex concepts clearly and thoroughly.

Responsibilities

• Technical leadership of complex IP such as UCIe, Ethernet, HBM, and PCIe.
• Collaborate with system architects and product managers to define the architecture and specifications on standards such as UCIe, considering factors such as data rate, power consumption, and compatibility with industry standards.
• Hands-on leadership of RTL development from micro-architecture definition to IP sign-off for general release.
• Contribute to planning of activities and milestones for the digital development teams.
• Leadership of cross-functional technical meetings with Analog & Software counterparts.
• Support customer pre-sales and post-sales meetings.
• Develop, maintain and improve upon processes and procedures for efficient product execution, IP quality and industry best practices.
• Participate in Technical Review Meetings and Checklist Reviews as part of ISO-9001.
• Represent Cadence in Standards Body Working Groups e.g. IEEE, PCI-SIG, JEDEC, UCIe.
• Represent Cadence by presenting at Industry Conference such as IEEE, DAC.

Skills

Verilog/SystemVerilog RTL design

Front-end design tools

SoC architecture

Technical leadership

English communication

Education

Electrical/Electronic Engineering degree

Tools

LINT

Synthesis

CDC/RDC analysis

AXI/CHi-C2C

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health. At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Title: Design Engineering Architect

Location: Cork/Dublin, Ireland

Reports to: Design Engineering Director

Job Overview:

The Cadence Silicon Solutions Group (SSG) develop leading edge Intellectual Property (IP) for a variety of High-Tech Markets. The Cadence IP solutions allow our Customers to tackle IP-to-SoC development in a system context, enabling them to focus on product differentiation and to reduce time to volume. The Cadence IP Vision is to deliver industry leading IP solutions to enable our customers to be successful across these fast-moving application spaces. The Design Engineering Architect will be based in Cork, as part of an experienced Controller IP Team with long established IP development sites in Europe, US and India.

Job Responsibilities:

• Technical leadership of complex IP such as UCIe, Ethernet, HBM, and PCIe.
• Collaborate with system architects and product managers to define the architecture and specifications on standards such as UCIe, considering factors such as data rate, power consumption, and compatibility with industry standards.
• Hands-on leadership of RTL development from micro-architecture definition to IP sign-off for general release.
• Contribute to planning of activities and milestones for the digital development teams.
• Leadership of cross-functional technical meetings with Analog & Software counterparts.
• Support customer pre-sales and post-sales meetings.
• Develop, maintain and improve upon processes and procedures for efficient product execution, IP quality and industry best practices.
• Participate in Technical Review Meetings and Checklist Reviews as part of ISO-9001.
• Represent Cadence in Standards Body Working Groups e.g. IEEE, PCI-SIG, JEDEC, UCIe.
• Represent Cadence by presenting at Industry Conference such as IEEE, DAC.

Job Qualifications:

• Degree in Electrical/Electronic Engineering, microelectronics, or a related discipline.
• 15-20 years’ experience in microelectronics industry.
• Expert in Verilog/System Verilog RTL design essential.
• Expert in front-end design tools covering LINT, synthesis, CDC/RDC analysis essential.
• Experience of SoC architecture and development essential.
• Experience of technical team leadership essential.
• Excellent oral and written English essential.
• Self-motivated with excellent planning, interpersonal and with the ability to communicate complex concepts clearly and thoroughly.

Additional Skills/Preferences:

• Experience of Metric Driven Verification (MDV) and UVM desired.
• Experience of industry standard protocols such as AXI, CHI-C2C & CXS.B preferred.
• Experience of quality processes, such as ISO-9001 & ISO-26262 preferred.

Additional Information:

Cadence is committed to equal employment opportunity and employment equity throughout all levels of the organization. We strive to attract a qualified and diverse candidate pool and encourage diversity and inclusion in the workplace.

Travel: <10%

Equal Employment Opportunity Policy:

Cadence is committed to equal employment opportunity throughout all levels of the organization. We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact [e-mail].

Privacy Policy: Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab). E-Verify Cadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For.

Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence. Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.