Senior Digital FPGA Engineer

JR United Kingdom; Brighton; Hybrid; GBP 60,000 - 85,000; Full time

Job summary

A leading machine learning company in Cambridge is seeking a Senior Digital FPGA Engineer. The role involves FPGA development using SystemVerilog, offering a fantastic benefits package and innovative working environment. This position presents a unique opportunity to work at the forefront of financial technology.

Benefits

Fantastic benefits package

Hybrid working (3 days on site, 2 at home)

Qualifications

• Experience in FPGA design, development, and testing.
• Proficiency in SystemVerilog and VHDL/Verilog.
• Software skills in C/C++ or Python.

Responsibilities

• Develop FPGAs using SystemVerilog.
• Collaborate with software and machine learning experts.
• Build low-latency/high-throughput applications.

Skills

FPGA Design

SystemVerilog

C / C++

Python

Low latency knowledge

Tools

Quartus

Vivado

Job description

Social network you want to login/join with:

Senior Digital FPGA Engineer - IP / Machine Learning in job available in Cambridge, Cambridgeshire

• Cambridge based business in the technology hub of the UK
• Rare opportunity to be part of a leading Machine Learning / AI technology business
• Fantastic benefits package and salaries on offer, including hybrid working (3 days on site, 2 at home)

A leading machine learning business involved in developing incredible financial industry technology are seeking skilled Senior Digital Design and FPGA Engineers to join their HQ in Cambridge. This company offers fantastic benefits, an enjoyable work culture and a real challenge, with exciting investment into new innovation.

As a Senior Digital FPGA Engineer you will develop FPGA's using SystemVerilog. You'll work closely with software and machine learning experts to help build low-latency / high-throughput applications.

What skills and experience is required:

• FPGA Design, development and testing experience
• Previous experience in using SystemVerilog, VHDL and/or Verilog
• Software skills using C / C++ or Python
• Exposure to Quartus and/or Vivado
• Any exposure or understanding of low latency, machine learning, or neutral network architectures would be beneficial but not essential.

If this hybrid Senior Digital FPGA Engineer job in Cambridge sounds of interest, please apply with your CV.