Senior Digital FPGA Engineer

JR United Kingdom; Crawley; Hybrid; GBP 60,000 - 80,000; Full time

Job summary

A leading technology company in Crawley seeks a Senior Digital FPGA Engineer with expertise in FPGA design and machine learning. This role offers a dynamic work environment with opportunities for innovation and career growth, including a competitive salary, hybrid working options, and a comprehensive benefits package.

Benefits

Competitive benefits package

Hybrid working options

Qualifications

• Experience with FPGA design, development, and testing.
• Proficient in SystemVerilog, VHDL, and/or Verilog.
• Programming skills in C / C++ or Python.

Responsibilities

• Develop FPGAs using SystemVerilog for innovative projects.
• Collaborate with software and machine learning teams.
• Engage in high-throughput application development.

Skills

FPGA design

SystemVerilog

VHDL

Verilog

C / C++ programming

Python programming

Machine learning knowledge

Tools

Quartus

Vivado

Job description

Social network you want to login/join with:

Senior Digital FPGA Engineer, Crawley, West Sussex

Client:

Location:

Crawley, West Sussex, United Kingdom

Job Category:

Other

EU work permit required:

Yes

Job Views:

1

Posted:

04.06.2025

Expiry Date:

19.07.2025

Job Description:

Senior Digital FPGA Engineer - IP / Machine Learning in Crawley, West Sussex

• Opportunity to work in a leading technology company in Crawley, West Sussex
• Involvement in innovative Machine Learning / AI projects within the financial industry
• Competitive benefits package and salary, with hybrid working options (3 days onsite, 2 days remote)

A prominent machine learning business specializing in financial technology is seeking experienced Senior Digital Design and FPGA Engineers to join their team. The company offers a dynamic work environment, excellent benefits, and opportunities for innovation.

As a Senior Digital FPGA Engineer, you will develop FPGAs using SystemVerilog and collaborate with software and machine learning teams to create low-latency, high-throughput applications.

Required skills and experience:

• FPGA design, development, and testing experience
• Proficiency in SystemVerilog, VHDL, and/or Verilog
• Programming skills in C / C++ or Python
• Experience with Quartus and/or Vivado tools
• Understanding of low latency, machine learning, or neural network architectures is a plus but not essential

If interested in this hybrid Senior Digital FPGA Engineer role in Crawley, please apply with your CV.