Principal Design Engineer

TN United Kingdom; Cambridge; Hybrid; GBP 50,000 - 90,000; Full time

Job summary

An established industry player is seeking a talented design engineer to join their dynamic System IP team. This role offers a unique opportunity to work on cutting-edge hardware design methodologies, developing complex and highly configurable hardware IP. You'll be at the forefront of innovation, contributing to intelligent connected systems across various applications, including mobile and automotive. If you're passionate about delivering high-quality designs and making impactful contributions to technology that influences millions, this position is perfect for you.

Qualifications

• Experience in delivering high-quality RTL design using SystemVerilog, Verilog, or VHDL.
• In-depth understanding of low-power design techniques and system performance.

Responsibilities

• Analyze specifications to understand implementation challenges and opportunities.
• Collaborate with teams to ensure designs meet functional and performance requirements.

Skills

SystemVerilog

Verilog

VHDL

ASIC Design Methodology

Low-Power Design Techniques

High-Performance Micro-Architecture

High-Level Design Trade-offs

Timing Analysis

Tools

Perl

Tcl

Python

Job description

Social network you want to login/join with:

ARM’s hardware is at the heart of the computing and connectivity revolution that continues to transform the way people live and businesses operate.

This position offers an excellent opportunity for an experienced and highly motivated design engineer to join the hardworking System IP team!

This is a fast-paced technical role employing the latest hardware design methodologies to develop complex and highly configurable hardware IP that sit at the heart of Arm-based Systems!

The Interconnect team develops the Arm Corelink Interconnect IP family. Our Interconnects and NoCs are designed for intelligent connected systems across a wide range of applications including mobile, IoT, networking infrastructure, automotive, etc. The highly scalable IP is optimized for AMBA-compliant SoC connectivity and can be customized for multiple performance points.

Responsibilities:

1. Analyse proposed specifications to understand implementation challenges and opportunities, working with architects to improve and refine ideas.
2. Plan, track, and coordinate tasks for yourself and your team.
3. Collaborate with modelling, verification, performance analysis, and back-end implementation colleagues to ensure your design meets all functional and performance requirements.
4. Improve design methodology to meet evolving needs.

You will be responsible for developing one or more functional blocks of the IP. You should possess an in-depth understanding of all aspects of the product’s successful delivery, including low-power design techniques, awareness of the impact of design decisions on system performance, ability to produce area-efficient designs, and familiarity with verification techniques employed to ensure high-quality, innovative designs.

Required Skills and Experience:

• Proven track record of delivering high-quality, low-power, high-performance micro-architecture and RTL design using SystemVerilog, Verilog, or VHDL within reasonable timeframes.
• Ability to make high-level design trade-offs and clearly articulate the rationale behind those decisions.
• Knowledge of ASIC (or FPGA) design methodology, IP signoff processes, and understanding of timing, area, and complexity trade-offs in complex data path designs.

'Nice To Have' Skills and Experience:

• Team leadership and mentoring experience.
• Knowledge of memory system interconnect protocols such as AMBA ACE-Lite or AXI.
• Solid understanding of SystemVerilog Assertions (SVA) and formal verification.
• Experience with scripting languages such as Perl, Tcl, or Python.
• Experience working on Functional Safety product development for the Automotive market, applying standards like ISO 26262 and IEC 61508.

In return -

You will get to utilize your engineering skills to support technologies that influence millions of devices for years to come!

Accommodations at Arm

At Arm, we want our people to Do Great Things. If you need support or accommodations during the recruitment process, please email us. By providing this information, you consent to its use for arranging appropriate accommodations. All requests will be kept confidential. Examples include breaks, documents read aloud, or office accessibility. Please contact us to discuss your needs.

Hybrid Working at Arm

Our hybrid approach combines office and remote work, tailored by each team. Details will be shared upon application. Limitations due to local regulations may apply, and we will work with you to find the best solution. Contact us to learn more.