Physical Design Engineer

Platform Recruitment

Greater London

On-site

GBP 90,000 - 120,000

Full time

2 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Platform Recruitment is seeking an experienced Physical Design Engineer to lead the implementation of high-performance ASICs. You will work closely with digital and analogue design teams to develop customised physical design flows and methodologies, supporting clocking, power delivery and timing optimisation.

In this role you will drive physical verification and design closure, while improving automation using Python and Tcl.

Qualifications

  • Lead physical design implementation for high-performance ASICs.
  • Collaborate with digital and analogue design teams.
  • Develop customised physical design flows and methodologies.
  • Support clocking, power delivery and timing optimisation.
  • Drive physical verification and design closure.
  • Improve automation and tooling using Python and Tcl.
  • Collaborate across a multidisciplinary hardware team.

Responsibilities

  • Develop high-performance silicon across advanced digital design and mixed-signal systems.
  • Work with digital/analogue teams to optimise physical design flows.
  • Advance automation and tooling for design closure and verification.
  • Contribute to timing, power, and clock distribution strategies.
  • Support tape-outs and advanced process node readiness.

Skills

Advanced process nodes
High-frequency designs
Timing, power, clock distribution
Cross-functional collaboration
ASIC physical design experience

Tools

Python
Tcl

Job description

The role:
  • Lead physical design implementation for high-performance ASICs
  • Work closely with digital and analogue design teams
  • Develop customised physical design flows and methodologies
  • Support clocking, power delivery and timing optimisation
  • Drive physical verification and design closure
  • Improve automation and tooling using Python and Tcl
  • Collaborate across a multidisciplinary hardware team
Looking for:
  • Experience with advanced process nodes and high-frequency designs
  • Good understanding of timing, power and clock distribution
  • Experience working closely with digital and analogue design teams
  • Experience with advanced tape-outs desirable

I’m working with an exciting deep-tech startup developing next-generation silicon for AI infrastructure, with a focus on pushing performance and efficiency beyond traditional chip architectures.

They’re looking for an experienced Physical Design Engineer to help develop high-performance silicon, working across advanced digital design and complex mixed-signal systems.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Physical Design Engineer for High-Performance ASICs
Senior Physical Design Engineer for High-Performance ASICs

Platform Recruitment • Greater London

On-site
GBP 90,000 - 120,000
CPU Physical Design Engineer
CPU Physical Design Engineer

IC Resources • Cambridgeshire and Peterborough

On-site
GBP 70,000 - 100,000
Principal Engineer – SoC Physical Design or Chip-Level Expert
Principal Engineer – SoC Physical Design or Chip-Level Expert

Aion Silicon Ltd • West of England

On-site
GBP 110,000 - 180,000
Principal Engineer – SoC Physical Design or Chip-Level Expert
Principal Engineer – SoC Physical Design or Chip-Level Expert

Aion Silicon Ltd • Greater London

On-site
GBP 110,000 - 170,000
Senior Digital ASIC Design Engineer
Senior Digital ASIC Design Engineer

Intellectual Capital Resources Ltd • West Yorkshire

On-site
GBP 70,000 - 110,000
ASIC Engineer
ASIC Engineer

Quant Capital • Greater London

On-site
GBP 90,000 - 150,000
Senior Physical Design Engineer
Senior Physical Design Engineer

IC Resources • Farnborough

On-site
GBP 65,000 - 85,000
Senior/Principal Physical Design Engineer
Senior/Principal Physical Design Engineer

Fractile • Tottenham

On-site
GBP 90,000 - 150,000
Equity ownership
Private medical, dental & vision
Pension plan
+1
Digital ASIC Design Engineer
Digital ASIC Design Engineer

Intellectual Capital Resources Ltd • West of England

On-site
GBP 70,000 - 110,000
Bonus scheme
Principal Engineer – SoC Physical Design or Chip-Level Expert India, United Kingdom (London), United Kingdom (Bristol) +2 more
Principal Engineer – SoC Physical Design or Chip-Level Expert India, United Kingdom (London), United Kingdom (Bristol) +2 more

Deel • Greater London, West of England

On-site
GBP 120,000 - 210,000