Lead PPA Engineer

Fractile Ltd.

West of England

Hybrid

GBP 90,000 - 150,000

Full time

40 hours ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Private Medical
Dental and Vision
Contributory Pension
25 Days holiday

Job summary

Fractile Ltd. is leading the charge in next-generation AI hardware in the United Kingdom. We seek a senior datapath engineer to drive RTL, PPA closure, and power-aware design across production datapath silicon.

You will collaborate with PD, software, and silicon teams to translate performance targets into concrete RTL and microarchitectural decisions, delivering measurable improvements and ensuring timing closure on critical paths.

Qualifications

  • Strong datapath microarchitecture background with PPA focus.
  • Experience driving datapath PPA closure end-to-end.
  • Knowledge of fixed-point, floating-point, and/or quantized arithmetic.
  • Ability to translate PPA targets into RTL and microarchitectural decisions.
  • Experience with low-power design techniques.

Skills

Datapath RTL
PPA closure
Fixed/FP Arithmetic
PPA trade-offs
Low-power design
Synthesis tools
Timing analysis
Formal verification
PD collaboration
DesignWare IP
RTL verification

Education

BSc/MSc in Electrical Engineering

Tools

Synopsys Design Compiler
Cadence Genus
PrimeTime
DesignWare IP
RTL simulation

Job description

Fractile was founded in 2022 on the bet that, eventually, the world’s most capable AI systems would be limited in their impact by the time taken to produce useful outputs. We bet everything on the logical conclusion: that the only way to truly unlock this latent value, to make speed viable at scale, was to radically re-invent the hardware that we run our frontier AI models on. Ever since, we have been building chips and systems that tackle this problem: how to efficiently generate output at thousands of tokens per second, while handling the complexity and capacity challenges of operating large models at very long contexts.

The workloads that push to the limits of the current frontier are already transformational; it is the technical and economic limits on inference speed that are constraining progress. The defining work of the 21st century will be marked by the engine of inference delivering immense and diffuse chains of intellectual inquiry, in drug discovery, in software engineering, in materials discovery, in any field where progress is driven by deep reasoning and intelligence to resolve complex problems.

Requirements:
  • Strong datapath microarchitecture background: pipelining, retiming, and parallelism-vs-area trade-offs for PPA
  • Track record of driving datapath PPA closure end-to-end: identifying bottlenecks, proposing RTL changes, and validating impact against targets
  • Good knowledge of fixed-point, floating-point, and/or quantized arithmetic design
  • Deep understanding of PPA trade-off analysis, and the ability to translate PPA targets into concrete RTL and microarchitectural decisions
  • Experience with low-power design techniques
  • Experience writing timing-aware datapath RTL and iterating against synthesis/STA feedback to close timing on critical paths
  • Familiarity with synthesis tools (e.g. Synopsys Design Compiler/Fusion Compiler, Cadence Genus), and datapath IP/generator libraries (e.g. DesignWare)
  • Demonstrated, measurable PPA improvements delivered on production datapath or compute silicon
  • Experience with formal verification or equivalence checking
  • Physical design awareness sufficient to collaborate effectively with PD engineers on PPA closure
Nice to Have:
  • Experience with AI/ML accelerator datapath (e.g. systolic arrays, MAC/tensor engines) or other high-performance compute chip architectures
  • Experience with static timing analysis tools (e.g. PrimeTime, Tempus)
How we work
  • Ownership and execution: you will have full agency to drive your work forward
  • Rapid iteration: we all work directly with top leadership to move from idea to hardware on ambitious timelines
  • Full-stack engagement: hardware, software, silicon, and modelling teams all work closely together to create a product with generational impact
  • Optimistic and pragmatic: we possess the will to win, and to do the hard work to get us there
  • Team player mentality: the mission is bigger than any of us, and we have the curiosity and technical focus to see the best idea shipped, no matter who’s it is
What we offer:
  • Competitive salary: A competitive salary reflective of your experience and the specialist nature of the role.
  • Equity & Ownership: meaningful equity so everyone shares in the value creation.
  • Benefits: Private Medical, Dental and Vision, Contributory Pension, 25 Days holiday plus bank holidays and Life/Critical Illness Insurance.
  • Diverse & fun office: we believe the hardest problems get solved by the broadest range of minds. We are committed to Equal Employment Opportunity through attracting and retaining a diverse team and building an inclusive environment.
  • Fractile is seeking to increase the clock speed of global progress, one chip at a time. We’ve recently raised $220M from investors including Founders Fund and Accel and our most important work lies ahead. Join us!
  • Export controls: Our work involves technologies subject to UK, US and other international export control regulations. Certain roles may require additional eligibility checks to ensure compliance with applicable law. We'll be transparent about this throughout the hiring process.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Lead PPA Engineer
Lead PPA Engineer

Fractile • West of England

On-site
GBP 90,000 - 150,000
Private Medical
Contributory Pension
25 Days holiday
+1
Senior PPA Engineer for AI Accelerator Chips
Senior PPA Engineer for AI Accelerator Chips

Fractile Ltd. • West of England

Hybrid
GBP 90,000 - 150,000
Private Medical
Dental and Vision
Contributory Pension
+1
Senior/Principal Physical Design Engineer
Senior/Principal Physical Design Engineer

Fractile • West of England

On-site
GBP 85,000 - 120,000
Equity ownership
Private medical
Dental and vision insurance
+2
Lead AI Accelerator PPA Engineer
Lead AI Accelerator PPA Engineer

Fractile • West of England

On-site
GBP 90,000 - 150,000
Private Medical
Contributory Pension
25 Days holiday
+1
Semiconductor Test Engineering Team Leader
Semiconductor Test Engineering Team Leader

Fractile • West of England

On-site
GBP 100,000 - 140,000
Competitive salary
Equity & Ownership
Private Medical, Dental and Vision
+1
Lead/Principal DFT Engineer
Lead/Principal DFT Engineer

Fractile • West of England

On-site
GBP 90,000 - 150,000
Private Medical
Dental and Vision
Contributory Pension
+3
Senior/Principal DFT Engineer
Senior/Principal DFT Engineer

Fractile • West of England

On-site
GBP 90,000 - 130,000
Competitive salary
Equity ownership
Private Medical
+1
Senior Logical Design Engineer
Senior Logical Design Engineer

Fractile • West of England

On-site
GBP 85,000 - 100,000
Developer Experience / DevEx
Developer Experience / DevEx

Fractile • West of England

On-site
GBP 90,000 - 130,000
Equity ownership
Private medical
Contributory pension
+1
Senior Processor Architect
Senior Processor Architect

Fractile • West of England

On-site
GBP 110,000 - 170,000