Design Verification Engineer - Power Management (Early Career or Experienced)

Lex

Swindon

On-site

GBP 60,000 - 95,000

Full time

11 days ago

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Apple in Swindon is seeking a driven Design Verification Engineer to enable bug-free silicon for mixed-signal designs. You will develop verification plans, build test benches, and collaborate with Digital and Analog teams to ensure robust pre-silicon validation.

The role requires strong SystemVerilog and UVM skills, experience with constrained random environments, and a degree in CS or EE. Excellent communication and teamwork are essential to help Apple deliver high-quality products to customers

Qualifications

  • Strong knowledge of SystemVerilog and UVM.
  • Experience developing scalable test-benches.
  • Experience with constrained random verification environments.
  • MS/BS in Computer Science or Electrical Engineering or equivalent.
  • Fluency in English is required.

Responsibilities

  • Develop verification plans in coordination with design leads.
  • Build and maintain verification test benches and environments.
  • Generate directed and constrained random tests.
  • Run simulations, debug design and environment issues.
  • Sign-off for RTL freeze and tape-out.

Skills

SystemVerilog
UVM
Constrained random
Test benches
RTL verification
English fluency

Education

MS/BS in Computer Science or Electrical Engineering

Tools

VHDL
Verilog

Job description

Summary

At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a driven and highly committed Design Verification Engineer. As a member of our multifaceted group, you will have the unique opportunity to craft upcoming products that will delight and encourage millions of Apple's customers every day. We are looking for a Design Verification Engineer in our team, who will enable bug-free first silicon for our mixed-signal designs, in close collaboration with Digital and Analog Design engineers. The responsibilities include all phases of pre-silicon verification including, establishing design verification methodology and test-plan development. Additional responsibilities will include verification environment development, such as stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out.

Description

In this role you will develop verification plans in coordination with design leads and architects. You'll be responsible for building and maintaining verification test bench components and environments. Generate directed and constrained random tests. Run simulations and debug design and environment issues. Build functional coverage points, analyze coverage, and improve test environment to target coverage holes. Craft automated verification flows for block and chip level verification. Apply knowledge of hardware description languages (VHDL/Verilog), hardware verification languages (SystemVerilog/UVM/OVM/VVM), and logic simulators to verify complex designs. Work with other block and core level engineers to ensure a flawless verification flow.

Minimum Qualifications
  • Strong knowledge of SystemVerilog and UVM
  • Experience developing scalable and portable test-benches
  • Experience with constrained random verification environments
  • MS/BS in Computer Science or Electrical Engineering or equivalent
  • Fluency in English language is required
Preferred Qualifications
  • Experience defining coverage space, writing coverage model, analyzing results
  • Experience with Assertion Based Verification
  • Knowledge of Object Oriented Programming
  • Experience in Formal Verification (Formal Linting, Formal connectivity, user property verification)
  • Experience with Python, Perl or TCL
  • Excellent communication and interpersonal skills combined with the ability to collaborate
  • Basic knowledge of mixed signal verification

At Apple, we're not all the same. And that's our greatest strength. We draw on the differences in who we are, what we've experienced and how we think. Because to create products that serve everyone, we believe in including everyone. Therefore, we are committed to treating all applicants fairly and equally. As a registered Disability Confident employer, we will work with applicants to make any reasonable accommodations. Apple will consider for employment all qualified applicants with criminal backgrounds in a manner consistent with applicable law. Learn more

At Apple, we believe accessibility is a fundamental human right. You'll find that idea reflected in everything here - in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple's workplace

Role Number: 200690694-5490

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Design Verification Engineer - Power Management (Early Career or Experienced)
Design Verification Engineer - Power Management (Early Career or Experienced)

Apple Inc. • Swindon

On-site
GBP 60,000 - 90,000
PMU Design Verification Intern
PMU Design Verification Intern

Apple • Swindon

On-site
GBP 12,000 - 18,000
Experienced AMS Design Verification Engineer
Experienced AMS Design Verification Engineer

Apple • Greater London

On-site
GBP 90,000 - 120,000
Experienced AMS Design Verification Engineer
Experienced AMS Design Verification Engineer

. Apple (UK) Limited • Greater London

On-site
GBP 75,000 - 110,000
PMU Design Verification Intern
PMU Design Verification Intern

Apple Inc. • Swindon

On-site
GBP 12,000 - 18,000
Experienced AMS Design Verification Engineer
Experienced AMS Design Verification Engineer

Apple, Inc. • Greater London

On-site
GBP 60,000 - 80,000
Experienced CAD Automation Engineer (Design Verification)
Experienced CAD Automation Engineer (Design Verification)

Apple • Cambridge

On-site
GBP 90,000 - 135,000
Experienced CAD Automation Engineer (Design Verification)
Experienced CAD Automation Engineer (Design Verification)

Apple • Greater London

On-site
GBP 90,000 - 130,000
Formal Verification Engineer
Formal Verification Engineer

APPLE • St Albans

On-site
GBP 70,000 - 90,000
Experienced CAD Automation Engineer (Design Verification)
Experienced CAD Automation Engineer (Design Verification)

APPLE • St Albans

On-site
GBP 65,000 - 90,000