ASIC Digital Synthesis Engineer

Nordic Semi

West of England

On-site

GBP 70,000 - 110,000

Full time

9 days ago

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Competitive salary
Flexible hours
Medical insurance
Family benefits

Job summary

Nordic Semiconductor is seeking talented engineers with synthesis and STA experience to contribute to the CSSC team and future tape-outs of ultra-low power Wi‑Fi chips. You will impact design flows and silicon quality.

Responsibilities include timing constraints, RTL-to-gate synthesis, comprehensive STA across corners, ECO-driven timing closure, and DFT collaboration. Proficiency with Synopsys/Cadence tools and scripting (TCL, Python) is required. English communication essential.

Qualifications

  • BSc/MSc in Electronics Engineering or similar.
  • Several years of chip implementation experience.
  • Experience with Synopsys and Cadence IC tools.
  • Contribution to flow development and setup.
  • Knowledge of scripting languages like TCL, Perl, Python or similar.
  • Experience using AI-assisted tools to improve design productivity.

Responsibilities

  • Develop, refine, and validate timing constraints to ensure accurate implementation and timing analysis
  • Perform RTL-to-gate logic synthesis, optimizing designs for performance, power, and area while meeting project requirements
  • Conduct comprehensive Static Timing Analysis (STA) to identify, analyze, and resolve timing issues across multiple operating conditions and process corners
  • Drive timing closure activities by implementing and evaluating ECOs
  • Perform logic equivalence checking to verify RTL, synthesized netlists, and post-ECO implementations
  • Execute low-power verification and analysis to ensure power intent compliance
  • Collaborate with the DFT team to integrate test structures and ensure manufacturable silicon
  • Partner with digital design teams to translate design intent into implementation

Skills

Synthesis
STA
RTL-to-gate
ECO timing
Scripting TCL/Python
AI-assisted EDA
English comms

Education

BSc/MSc Electronics Engineering

Tools

Synopsys tools
Cadence tools

Job description

About the job

We are looking to recruit both talented and experienced engineers with knowledge of synthesis and static timing analysis (STA). As part of the Wi-Fi SoC group you will work closely with our Chip Synthesis and Static Check (CSSC) team and make a real contribution to the design flows and future product tape-outs of Nordic Semiconductor's next generation of world leading ultra-low power Wi-Fi chips


If you are passionate about digital implementation, enjoy solving difficult engineering problems, and thrive in a collaborative environment where your work directly impacts cutting-edge silicon, this is an opportunity to make a meaningful contribution and grow alongside a team of highly skilled semiconductor professionals.


Key responsibilities


  • Develop, refine, and validate timing constraints to ensure accurate implementation and timing analysis


  • Perform RTL-to-gate logic synthesis, optimizing designs for performance, power, and area while meeting project requirements.


  • Conduct comprehensive Static Timing Analysis (STA) to identify, analyze, and resolve timing issues across multiple operating conditions and process corners.


  • Drive timing closure activities by implementing and evaluating ECOs, ensuring designs meet performance and schedule targets.


  • Perform logic equivalence checking to verify functional consistency between RTL, synthesized netlists, and post-ECO implementations.


  • Execute low-power verification and analysis to ensure compliance with power intent specifications and support energy-efficient product development.


  • Collaborate closely with the Design-for-Test (DFT) team to integrate test structures, achieve high test coverage, and ensure manufacturable, testable silicon.


  • Partner with digital design and architecture teams to translate design intent into implementation, providing feedback and guidance to meet functional, performance, and timing objectives.



Qualification and skills


  • BSc/MSc in Electronics Engineering or similar


  • Several years of experience in chip implementation


  • Experience of relevant Synopsys and Cadence IC implementation and verification / signoff tools


  • Contribution to flow development and setup


  • Knowledge of scripting languages like TCL, Perl, Python or similar


  • Experience using AI-assisted tools to improve design productivity (e.g. AI-driven EDA flows, code/script generation, debug assistance)


  • Excellent written and verbal communication skills in English



Personal Skills

The ideal candidate will combine deep technical expertise with a structured and analytical approach to problem-solving. You have strong attention to detail and a team-oriented professional who communicates clearly and effectively with other teams. You take ownership of your work, thrive in a fast-paced development environment, and are motivated by delivering high-quality silicon on schedule. A continuous improvement mindset, combined with scripting skills and curiosity for emerging technologies such as AI-assisted design tools, allows you to drive efficiency and contribute to the evolution of implementation methodologies and design flows.


Working for Nordic

Working at Nordic, you will be inspired and supported to develop yourself. Our teams enjoy a professional and informal working environment. We value and encourage the continuous development of skills and expertise to the highest levels. We are proud of our Norwegian heritage, our highly skilled international workforce, and our world-leading innovation.


We offer a variety of tasks and projects, and the possibility to work alongside some of the world's most renowned experts within their field. We encourage our employees to question the established and innovate while expecting professionalism, commitment, and the will to learn.


Benefits


  • Competitive salary with short- and long-term incentive plan


  • Flexible working hours


  • Medical insurance


  • Family-friendly policies, insurances, and benefits



Practical details


  • Location: Bristol, UK | Stockholm, Sweden | Tampere, Finland



Please note that this position might be subject to a background check.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC RTL Design Engineer
ASIC RTL Design Engineer

Nordic Semi • West of England

Hybrid
GBP 80,000 - 110,000
Competitive salary
Flexible working hours
Medical insurance
+1
ASIC Digital Synthesis Engineer
ASIC Digital Synthesis Engineer

Nordic Semiconductor • West of England

On-site
GBP 70,000 - 110,000
Competitive salary with incentive plan
Medical insurance
Family-friendly policies and benefits
Front-End Design Engineer
Front-End Design Engineer

Nordic Semi • West of England

On-site
GBP 70,000 - 110,000
Competitive salary with incentive plan
Flexible working hours
Medical insurance
+1
Front-End Design Engineer
Front-End Design Engineer

Nordic Semiconductor • West of England

On-site
GBP 70,000 - 100,000
Competitive salary
Flexible working hours
Medical insurance
+1
Senior DFT Engineer
Senior DFT Engineer

Nordic Semiconductor • West of England

On-site
GBP 65,000 - 90,000
Competitive salary
Medical insurance
Family-friendly policies
Senior DFT Engineer
Senior DFT Engineer

Nordic Semi • West of England

On-site
GBP 65,000 - 90,000
Competitive salary with incentive plan
Flexible working hours
Medical insurance
+1
ASIC Digital Physical Design Engineer
ASIC Digital Physical Design Engineer

Nordic Semiconductor • West of England

On-site
GBP 70,000 - 95,000
Incentive plan
Flexible working hours
Medical insurance
+1
Senior Analog and Mixed Signal Engineer
Senior Analog and Mixed Signal Engineer

Nordic Semiconductor • Lund

On-site
GBP 110,000 - 140,000
Competitive salary
Flexible working hours
Medical insurance
+1
Senior ASIC Digital Synthesis Engineer — Flexible Hours
Senior ASIC Digital Synthesis Engineer — Flexible Hours

Nordic Semi • West of England

On-site
GBP 70,000 - 110,000
Competitive salary
Flexible hours
Medical insurance
+1
AI-Enhanced ASIC Synthesis & Timing Engineer
AI-Enhanced ASIC Synthesis & Timing Engineer

Nordic Semiconductor • West of England

On-site
GBP 70,000 - 110,000
Competitive salary with incentive plan
Medical insurance
Family-friendly policies and benefits