SoC Architect

ic resources; Grenoble; Sur place; EUR 60 000 - 90 000; Plein temps

Résumé du poste

A leading IC Design company in Grenoble is seeking an experienced SoC Architect to lead a frontend digital design team on diverse projects. The successful candidate will serve as the technical project lead, requiring strong leadership skills and a deep understanding of ASIC design. This position offers an exciting opportunity in a friendly and growing environment, with flexibility in location depending on candidate qualifications.

Qualifications

• Experience in digital design flow, including synthesis and DFT.
• Strong leadership and communication skills.
• Expertise in complex RTL design and optimization.

Responsabilités

• Lead a frontend digital design team on ASIC projects.
• Serve as the technical project lead interfacing with customers.
• Understand and design complex SoCs based on client requirements.

Connaissances

Digital design flow

Technical leadership

Communication skills

Complex RTL design

Performance optimization

Size optimization

Digital ASIC Design

SoC Architecture

Architectural specifications

High-speed interfaces

Ethernet protocols

Complex state machines

Description du poste

Social network you want to login/join with:

Job Opportunity: SoC Architect

Our client, a leading IC Design company based in Grenoble, is seeking an experienced SoC Architect to head up and lead a frontend digital design team working on an exciting array of projects.

This company specializes in ASIC design and verification services for major clients. They are expanding and looking for a SoC Architect who can understand complex customer SoCs and lead a team in design efforts. The SoC Architect will serve as the technical project lead and interface with customers.

This role is ideally based in Grenoble; however, alternative locations may be considered depending on the candidate's profile and level of autonomy.

Requirements:

• Experience in relevant areas such as digital design flow (synthesis, STA, CDC, lint, DFT)
• Strong technical leadership and communication skills
• Experience with complex RTL design, performance, and size optimization
• Background in Digital ASIC Design, SoC Architecture, and architectural specifications
• Knowledge of high-speed interfaces, Ethernet or similar protocols, caches, and complex state machines / FSM

If you are seeking a new challenge within a friendly and growing environment with exciting projects, get in touch. For details, please contact Caroline Pye.