Une candidature complète en une minute — un CV et une lettre de motivation personnalisés, prêts à être envoyés.
Aerospacelab in Toulouse is seeking a Senior FPGA Engineer to take technical ownership of gateware and architect FPGA designs across units. You will mentor engineers, drive trade-offs, and ensure robust verification for on-board computers, software defined radios, and sensors.
You will collaborate with EE, embedded software, RF and network teams, translating system intent into reliable FPGA solutions and shaping state-of-the-art gateware for orbit-ready systems.
Our mission is supported by an ambitious vertically integrated approach: design & manufacture of small satellites combined with development of earth observation services.
Since its creation in 2018, the company has already grown substantially. Our team gathers more than 25 engineering expertise, from hardware design to software development & data science.
In 2024, Aerospacelab counts offices in Louvain-la-Neuve (Belgium), Toulouse (France), Lausanne (Switzerland) and US West Coast with more than 200 full-time employees, with the ambition to position itself as the European leader in small satellites.
Contemporary satellites are commonly constructed in a modular fashion, divided into distinct units, each dedicated to a specific function. In adopting a vertical integration approach,Aerospacelab, as a satellite manufacturer, designs a wide variety of these units.Leveraging the FPGA’s flexibility andreprogrammabilitymakes it an excellent choice as the foundational technology for our units.
As our portfolio of FPGA-based units grows, we are looking for a Senior FPGA Engineer to take technical ownership of thatgateware: someone who can shape architecture from system requirements, raise the bar on design and verification quality, and grow the engineers around them.
You will join one of our agile development teams built around a specific unit:on-board computers, software defined radios, image sensors, optical transceivers,network switchesortelecommunication payloadand act as the FPGA technical reference for that team. Beyond writing RTL yourself, you will own the FPGA architecture, make and defend the key design trade-offs, mentor junior and mid-level engineers, and lead small groups of FPGA engineers on the more complex units.
These units bring challenging signal and image processing algorithms, innovative opticalsolutionsand high-throughput routing. Communication and cooperation across competences are central:you'llwork closely with PCB designers (EE) and embedded software engineers, and,depending on the project:RF, optical or network engineers.You'lloften be the person translating between system intent andgatewarereality.
AtAerospacelab, our motto isworkhard,play hard. We strive to innovate in a fun and inclusive environment, and we work in short cycles:no waiting years before code goes live and earns valuable feedback. Expect a role where your decisions shapestate-of-the-artgatewarethat rapidly makes its proof in orbit.