Activez les alertes d’offres d’emploi par e-mail !

Senior Engineer, Design Verification Engineering

JR France

Auvergne-Rhône-Alpes

Sur place

EUR 45 000 - 65 000

Plein temps

Il y a 28 jours

Mulipliez les invitations à des entretiens

Créez un CV sur mesure et personnalisé en fonction du poste pour multiplier vos chances.

Résumé du poste

Une entreprise spécialisée dans l'électronique recherche un Ingénieur en Vérification IP pour soutenir sa croissance dans l'optimisation de circuits. Le candidat idéal aura un Master (Bac+5) avec au moins 5 ans d'expérience dans la vérification de produits électroniques, maitrisera des méthodologies avancées et aidera à garantir la robustesse et la performance des systèmes. Le poste, basé à Meylan, implique de rejoindre une équipe multidisciplinaire pour relever des défis en Edge-IoT, automobile et HPC.

Prestations

Salaire compétitif
Participation aux bénéfices
Vouchers repas
Assurance santé
Plan de prévoyance
Incitations à la mobilité durable
Facilités pour le vélo
Travail flexible
Pack de bienvenue

Qualifications

  • 5 ans d'expérience dans un rôle de vérification.
  • Proficient en UVM et méthodologies de conception basse consommation.
  • Connaissance des outils formels et de gestion de projets appréciée.

Responsabilités

  • Définir les objectifs et stratégies de vérification en fonction des spécifications du produit.
  • Créer et déboguer des environnements de vérification basés sur UVM.
  • Participer à l'évaluation et à l'exécution des projets.

Connaissances

UVM
Couverture fonctionnelle
Codage RTL
Méthodologies de conception basse consommation
Linux
Python
Outils EDA

Formation

Master (Bac+5)

Outils

QuestaFormal
JIRA
Git

Description du poste

Social network you want to login/join with:

col-narrow-left

Client:

Dolphin Semiconductor

Location:
Job Category:

Other

-

EU work permit required:

Yes

col-narrow-right

Job Reference:

203818629520896819232760

Job Views:

2

Posted:

31.05.2025

Expiry Date:

15.07.2025

col-wide

Job Description:

To support the growth of our Power Management activity and to meet our customers' needs in terms of density, power consumption, and operating frequency of their integrated circuits, we are looking for an IP Verification Engineer (F/M), based in Meylan (38). As a member of a multidisciplinary team, you will be involved in validating products that optimize the energy efficiency of our clients' circuits, targeting Edge-IoT, automotive, and High Performance Computing (HPC) applications.

You will help define and implement verification strategies to minimize validation time while maximizing coverage, contributing to performance and power goals for products like the Maestro Power Manager Unit (PMU), the Meerkat distributed setup margin sensor, or power optimization systems like ABB and AVS. For automotive market IPs, you will verify ISO26262 requirements and support designers in improving robustness against faults.

Verification:
  • Define verification goals and strategies based on product specifications.
  • Develop verification plans using coverage-driven methodology.
  • Create and debug UVM-based verification environments.
  • Develop coverage strategies and tests for parameterized IPs (SystemVerilog).
  • Perform functional, performance, and power verification.
  • Identify robustness issues against faults and propose safety mechanisms.
  • Support design team throughout project execution.
Methodology:
  • Leverage latest verification techniques, tools, and technologies.
  • Contribute to continuous improvement of verification methodology.
  • Provide training and support to verification team members.
Project Execution:
  • Provide guidance for verification activities.
  • Participate in project evaluation, setup, and execution with tech leads and project managers.

You hold a Master's degree (Bac+5) or graduated from an engineering school, with at least 5 years of relevant experience. You are proficient with UVM, functional coverage, RTL coding (Verilog/SystemVerilog), and low-power design methodologies including UPF standards. Experience with EDA tools from Cadence, Mentor, Synopsys, scripting languages (Tcl, Shell, Perl, Python), and operating in Linux and Windows environments is required. Knowledge of formal verification tools like QuestaFormal, version control systems (SVN, Git), and project management tools (JIRA) is a plus.

Benefits include: competitive salary, profit-sharing, meal vouchers, health insurance, provident plan, sustainable mobility incentives, bike facilities, flexible work arrangements, and welcome pack.

Note: If you are not a passport holder of the country for the vacancy, a work permit may be required. Applications should be submitted via the 'Apply now' button; bank or payment details should not be provided.

Obtenez votre examen gratuit et confidentiel de votre CV.
ou faites glisser et déposez un fichier PDF, DOC, DOCX, ODT ou PAGES jusqu’à 5 Mo.