Activez les alertes d’offres d’emploi par e-mail !
Générez un CV personnalisé en quelques minutes
Décrochez un entretien et gagnez plus. En savoir plus
Une institution de recherche leader en innovation cherche un ingénieur de recherche pour rejoindre son équipe à Saclay. Le poste implique de relever des défis complexes en optimisation pour des systèmes informatiques de nouvelle génération. Les candidats doivent avoir un solide bagage en optimisation, AI, ou ingénierie informatique, avec un intérêt pour les défis interdisciplinaires. Des compétences en programmation et en optimisation combinatoire sont essentielles.
Electronics components and equipments
Research Engineer in optimization and Design Space Exploration for Next-Generation Computing Systems H/F
Executive
12
IN SUMMARY, WHAT DO WE OFFER YOU?
We are looking for an Research Engineer in optimization and Design Space Exploration for Next-Generation Computing Systems. This position in fixed-term contactis based at Nano-Innov (CEA Paris-Saclay), Essonne (91). This position is available as soon as possible.
Context
Modern computing systems ranging from high-performance computing (HPC) to embedded AI and automotive platforms face increasingly complex and interdependent design challenges. These systems must meet strict constraints on performance, power, area, cost, and reliability, all while adapting to rapidly evolving workloads and technologies.
The design process involves both hardware architecture choices (e.g., cores, memory hierarchy, accelerators, interconnects) and software-level decisions (e.g., task mapping, scheduling, compiler optimizations), which together lead to a combinatorial explosion of possible configurations.
Exploring these vast and heterogeneous design spaces is computationally demanding, often requiring costly simulations and automated optimization loops to efficiently navigate trade-offs and identify optimal or near-optimal solutions.
To address these challenges, CEA has developed A-DECA (Architecture Design Exploration and Configuration Automation), an in-house Electronic Design Automation (EDA) framework. A-DECA provides a modular, flexible, and multi-objective design space exploration environment for architecture-level decision making. It enables early, automated evaluation of hardware/software configurations for HPC, AI, and automotive systems.
Research Objectives
You willcontribute to the development of next-generation optimization methodologies integrated into the A-DECA framework.
The focus is on exploration strategies that go beyond traditional techniques such as linear programming or deterministic solvers.
You will work on cutting-edge methods including:
You will design and implement new optimization techniques capable of handling:
Your work will enable the automatic generation of optimized and diversified architecture configurations, and provide insightful trade-off analysis across the design space.
Validation & Applications
The methods developed will be tested and validated on:
Profile
In accordance with the commitments made by the CEA to promote the integration of disabled people, this job is open to all. The CEA proposes arrangements and/or organizational possibilities for the inclusion of disabled workers.
Saclay
Saclay
Master degree, engineering degree or PhD in informatics and electronics or equivalent
01/09/2025
CEA's technology research division (DRT) has a portfolio of technologies in the fields of information and communication, energy and health. As an interface between research and industry, our mission is to develop and transfer technologies, from theoretical proof of concept to industrial demonstrators, effectively bridging the gap between research and industry.
CEA List, a research institute specialized in intelligent digital systems, is located in the heart of the Paris-Saclay science and technology cluster.
Within the CEA List, the Electronics Design Automation and Architectures Laboratory (LECA) has the mission to design innovative and flexible system-on-chip architectures that meet the challenges of performance, cost, energy consumption, safety and security, targeting critical embedded systems and HW accelerators for embedded AI. To reduce the development time and improve the quality of these architectures, the team of experts develop innovative design tools and methods.