Postdoctoral researcher in the design of computing accelerators for embedded AI on FPGA.

IMT Atlantique

France

On-site

EUR 32,000 - 39,000

Full time

9 days ago

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Leisure and sports offers
Public transport subsidies
Wide range of social benefits
Generous leave package

Job summary

IMT Atlantique invites applications for a Postdoctoral Researcher position in the STRIKEER project within the MEE department to develop FPGA-ready AI/DSP processing for GNSS receivers in aerospace applications. You will implement and validate a hybrid AI/DSP pipeline on Zynq UltraScale+ hardware for embedded platforms on drones and launchers.

The role emphasizes on-target validation, CRPA processing, and thorough documentation, with collaboration with ARKANE and ArianeGroup.

Responsibilities

  • Convert hybrid AI/DSP processing algorithms into FPGA-ready implementations.
  • Integrate and optimize a real-time AI/DSP architecture on a Zynq UltraScale+ FPGA with SWaP considerations for embedded drones and launchers.
  • Perform on-target validation (FPGA-In-the-Loop) and implement a complete hybrid CRPA processing chain.

Job description

Organisation/Company IMT Atlantique Research Field Engineering » Computer engineering Researcher Profile First Stage Researcher (R1) Positions Postdoc Positions Application Deadline 4 Dec 2026 - 00:00 (Europe/Paris) Country France Type of Contract Temporary Job Status Full-time Hours Per Week 38 Offer Starting Date 1 Feb 2027 Is the job funded through the EU Research Framework Programme? Not funded by a EU programme Is the Job related to staff position within a Research Infrastructure? Yes

Offer Description

A leading general engineering school within IMT (Institut Mines-Télécom), the number one group of engineering schools in France, IMT Atlantique aims to support transitions and train responsible engineers. We place scientific and technical excellence at the service of education, research, and innovation.

As part of the STRIKEER project, which aims to enhance the robustness of GNSS (Global Navigation Satellite Systems) receivers against jamming and spoofing attacks, we are hiring a Postdoctoral Researcher within our MEE (Mathematical and Electrical Engineering) department.

In collaboration with the project team, ARKANE, and ArianeGroup, your main responsibility will be to convert the hybrid AI/DSP processing algorithms developed within the project into FPGA-ready implementations. You will integrate and optimize a real-time hybrid AI/DSP architecture on a Zynq UltraScale+ FPGA, taking into account SWaP (Size, Weight, and Power) constraints for embedded systems on drones and launchers. Finally, you will perform on-target validation (FPGA-In-the-Loop), implement a complete hybrid CRPA processing chain, and ensure comprehensive documentation, traceability, and scientific dissemination.

Additional Information

WHY JOIN US:

Cutting-edge Research: Address high-stakes engineering challenges in aerospace and defense (drones, space launchers).

Academic & Industrial Synergy: Work directly with industry leaders (ARKANE, ArianeGroup).

Stimulating Environment: Join the MEE department, recognized for excellence in AI, signal processing, and hardware design.

BENEFITS:

Leisure and sports offers

Public transport subsidies

Wide range of social benefits

Generous leave package

REMUNERATION:

Indicative salary: €35,800 gross per year, depending on profile and experience (reduced employee social security contributions in the public sector).

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Postdoctoral researcher in the design of computing accelerators for embedded AI on FPGA.
Postdoctoral researcher in the design of computing accelerators for embedded AI on FPGA.

Institut Mines-Télécom • Plouzané

On-site
EUR 32,000 - 39,000
On-site cafeteria
Public transport subsidies
Generous leave package
+1
Postdoc: AI/DSP FPGA for GNSS & Drones
Postdoc: AI/DSP FPGA for GNSS & Drones

IMT Atlantique • France

On-site
EUR 32,000 - 39,000
Leisure and sports offers
Public transport subsidies
Wide range of social benefits
+1
Post-doctorat en conception d’accélérateurs de calcul pour IA embarquée sur FPGA
Post-doctorat en conception d’accélérateurs de calcul pour IA embarquée sur FPGA

Institut Mines-Télécom • Brest

Hybrid
EUR 32,000 - 39,000
Restauration collective sur place
Loisirs et sport
Transports en commun pris en charge
+5
Postdoc: AI/FPGA for GNSS Robustness
Postdoc: AI/FPGA for GNSS Robustness

Institut Mines-Télécom • Plouzané

On-site
EUR 32,000 - 39,000
On-site cafeteria
Public transport subsidies
Generous leave package
+1
Postdoc FPGA IA embarquée pour accélérateurs de calcul
Postdoc FPGA IA embarquée pour accélérateurs de calcul

Institut Mines-Télécom • Brest

Hybrid
EUR 32,000 - 39,000
Restauration collective sur place
Loisirs et sport
Transports en commun pris en charge
+5
FPGA Design Engineer - Hardware
FPGA Design Engineer - Hardware

Inria • Rennes

On-site
EUR 27,000 - 33,000
Partial reimbursement of public travel
7 weeks annual leave + RTT
Teleworking after 6 months
+3
R&D Engineer in Embedded AI - 12 months contract
R&D Engineer in Embedded AI - 12 months contract

Institut Mines-Télécom • Palaiseau

Hybrid
EUR 34,000 - 43,000
49 jours de congés annuels (CA + RTT)
Horaires flexibles
Télétravail 1–3 jours/semaine
+2
Research Engineer F/M in Distributed and Secure Collaborative Systems
Research Engineer F/M in Distributed and Secure Collaborative Systems

Inria • Nancy

Hybrid
EUR 27,000 - 33,000
Partial reimbursement of public travel
7 weeks annual leave + RTT
Teleworking option
+4
Post-Doctoral Research Visit F/M Postdoc position F/M Foundations of resource-efficient large-scale learning
Post-Doctoral Research Visit F/M Postdoc position F/M Foundations of resource-efficient large-scale learning

Inria, the French national research institute for the digital sciences • France

Hybrid
EUR 28,000 - 34,000
Remboursement partiel des frais de 运输
Congés: 7 semaines + RTT
Possibilité de télétravail (90 jours /
Development / System / Network engineer for CorteXlab
Development / System / Network engineer for CorteXlab

Euraxess • Villeurbanne

Hybrid
EUR 27,000 - 33,000
Transport reimbursement
Teleworking (90 days/yr)
Leave (RTT)
+2