PhD Position F/M Predictable cache memories for Real-Time Embedded Multicore Systems

1000scholars

Villeneuve-d'Ascq

On-site

EUR 25,000 - 35,000

Full time

4 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

1000scholars invites applications for a PhD student position focusing on memory placement in caches for multi-core embedded real-time systems. The candidate will study state-of-the-art algorithms and static analysis of binaries, then develop a novel memory-placement algorithm.

The role requires very good C/C++ expertise, and knowledge of compilers, linkers, and optional areas such as Real-Time scheduling and WCET analysis. English language proficiency (B2) is expected.

Qualifications

  • Strong C/C++ skills with experience in compilers and linkers.
  • Optional: knowledge of Real-Time scheduling, multicore systems, and WCET analysis.

Responsibilities

  • Study the state of the art in memory placement algorithms.
  • Study static analysis of program binaries to determine memory locations of data and code.
  • Develop a novel memory placement algorithm.

Skills

C/C++
Compiler
Linker
Real-Time scheduling
Multicore systems
Worst-case execution time analysis

Job description

Context

The PhD student will work in the context of the ANR PRCI CoDaLi project, with Inria Rennes and the RPTU (https://rptu.de/).

The general objective of the CoCoDaLi project is to design and implement offline and runtime techniques that allow precise control cache contents in multi-core architectures for embedded real-time systems.

The main idea is to take advantage of the content lifespan of cache blocks, in order to:

  • prevent the hardware replacement algorithm from removing useful cache blocks;
  • reduce the number of cache errors by placing the application memory in the appropriate cache lines.

The PhD student will spend some time in Kaiserslautern and Rennes to collaborate with the project partners.

Assignment
Missions:
  1. Study the state of the art in algorithms for memory placement in cache
  2. study algorithms for the static analysis of program binary code, so to obtain the memory location of data an code
  3. develop a novel algorithm for memory placement.
For a better knowledge of the proposed research subject :

Scientific references of the research team are available at the followings URLs :

  • https://www.fil.univ-lille.fr/~lipari/research/phd-call.html
  • www.cristal.univ-lille.fr/equipes/sycomores
Main activities

Research and development of algorithms and code for optimizing the memory placement.

Skills

Technical skills :

We require a very good extertise in C/C++ language, compiler and linker

Optional expertise :
  • Real-Time scheduling, and scheduling analysis
  • Multicore systems,
  • worst-case execution time analysis.
Languages :

English B2

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

PhD Position F/M Predictable cache memories for Real-Time Embedded Multicore Systems
PhD Position F/M Predictable cache memories for Real-Time Embedded Multicore Systems

Inria, the French national research institute for the digital sciences • France

Hybrid
EUR 25,000 - 36,000
Transport partial
7 weeks annual leave
Teleworking after 6 months
+2
PhD Position F/M Making Caches Predictable: Bounded Lifetime Monitoring and Management for Real-Time Systems
PhD Position F/M Making Caches Predictable: Bounded Lifetime Monitoring and Management for Real-Time Systems

1000scholars • Rennes

On-site
EUR 20,000 - 27,000
PhD in Cache-Aware Memory Placement for Real-Time Multicores
PhD in Cache-Aware Memory Placement for Real-Time Multicores

Inria, the French national research institute for the digital sciences • France

Hybrid
EUR 25,000 - 36,000
Transport partial
7 weeks annual leave
Teleworking after 6 months
+2
PhD Researcher: Real-Time Cache-Aware Memory Placement
PhD Researcher: Real-Time Cache-Aware Memory Placement

1000scholars • Villeneuve-d'Ascq

On-site
EUR 25,000 - 35,000
Doctorant Systèmes Embarqués RT: Cache Prédictif Multicœurs
Doctorant Systèmes Embarqués RT: Cache Prédictif Multicœurs

Inria • Villeneuve-d'Ascq

On-site
EUR 20,000 - 27,000
Séjours de recherche à Kaiserslautern
Séjours de recherche à Rennes
Doctorant F/H Mémoires cache prédictibles pour les systèmes temps-réel embarqués multicœurs
Doctorant F/H Mémoires cache prédictibles pour les systèmes temps-réel embarqués multicœurs

Inria • Villeneuve-d'Ascq

On-site
EUR 20,000 - 27,000
Séjours de recherche à Kaiserslautern
Séjours de recherche à Rennes
Making Caches Predictable: Bounded Lifetime Monitoring and Management for Real-Time Systems
Making Caches Predictable: Bounded Lifetime Monitoring and Management for Real-Time Systems

HiPEAC • Rennes

On-site
EUR 28,000 - 36,000
PhD in Predictable Cache Management for Real-Time Systems
PhD in Predictable Cache Management for Real-Time Systems

1000scholars • Rennes

On-site
EUR 20,000 - 27,000
Cross-Tier and Distributed Caching and Data Management in Massively Distributed Systems
Cross-Tier and Distributed Caching and Data Management in Massively Distributed Systems

1000scholars • Rennes

On-site
EUR 42,000 - 62,000
PhD Position F/M Multi-Level Multi-Objective Design Space Exploration for Chiplet-Based Systems
PhD Position F/M Multi-Level Multi-Objective Design Space Exploration for Chiplet-Based Systems

1000scholars • Rennes

On-site
EUR 19,000 - 23,000
Research stipend