FPGA Hardware Design Intern: PQC Accelerators

Limelight Health

Paris

Sur place

EUR 8 900 - 11 000

Plein temps

Il y a 6 jours
Soyez parmi les premiers à postuler

Recevez plus de réponses des employeurs

Envoyez un CV adapté au poste en quelques minutes.

Avantages offerts par ce poste

6 months internship
On-site in Paris

Résumé du poste

CryptoNext Security is seeking an FPGA Hardware Design Engineer intern in Paris, France, to own a key project at the hardware/software codesign intersection for PQC accelerators. You will design RTL in SystemVerilog, integrate accelerators with software, and evaluate performance on an AMD Xilinx ZCU104/MPSoC platform.

The role focuses on NTT and Keccak state permutation implementations for ML-KEM/ML-DSA within the CryptoNext Quantum Safe Library, and requires hands-on work with FPGA tooling and

Qualifications

  • FPGA development and RTL design experience with SystemVerilog/VHDL.
  • Strong C under Linux and basic assembly knowledge.
  • Familiarity with Git workflows and shell scripting.
  • Interest in hardware/software codesign and embedded systems.

Responsabilités

  • Develop system-level RTL code using SystemVerilog.
  • Integrate accelerators into a complete hardware/software system on an embedded platform.
  • Evaluate performance of PQC accelerators (NTT or Keccak) on target hardware.

Connaissances

FPGA development
RTL design (SystemVerilog)
C under Linux
Git
Shell scripting
Debugging & performance analysis
Independent work & communication

Formation

Final-year engineering student or M2 / Master's degree in computer/electrical engineering, embedded systems

Outils

Vivado
Quartus
QEMU
Embedded Linux

Description du poste

CryptoNext Security is seeking an FPGA Hardware Design Engineer intern in Paris, France, to own a key project at the hardware/software codesign intersection for PQC accelerators. You will design RTL in SystemVerilog, integrate accelerators with software, and evaluate performance on an AMD Xilinx ZCU104/MPSoC platform.

The role focuses on NTT and Keccak state permutation implementations for ML-KEM/ML-DSA within the CryptoNext Quantum Safe Library, and requires hands-on work with FPGA tooling and

Obtenez votre examen gratuit et confidentiel de votre CV.
ou faites glisser et déposez votre fichier ici.
Similar jobs

Postes similaires à comparer

FPGA Hardware Design Intern: PQC Accelerators (NTT/Keccak)
FPGA Hardware Design Intern: PQC Accelerators (NTT/Keccak)

Cryptonext-Security • Paris

Sur place
EUR 12 000 - 17 000
FPGA Hardware Design Internship: PQC Accelerators
FPGA Hardware Design Internship: PQC Accelerators

Quantum Software • Paris

Hybride
EUR 10 000 - 15 000
FPGA Hardware Design Intern: Post-Quantum Accelerators
FPGA Hardware Design Intern: Post-Quantum Accelerators

CryptoNext Security SAS • Paris

Sur place
EUR 12 000 - 18 000
Internship - FPGA Hardware Design - PQ Cryptography Hardware Accelerator
Internship - FPGA Hardware Design - PQ Cryptography Hardware Accelerator

Limelight Health • Paris

Sur place
EUR 8 900 - 11 000
6 months internship
On-site in Paris
Internship - FPGA Hardware Design - PQ Cryptography Hardware Accelerator
Internship - FPGA Hardware Design - PQ Cryptography Hardware Accelerator

CryptoNext Security SAS • Paris

Sur place
EUR 12 000 - 18 000
Internship - FPGA Hardware Design - PQ Cryptography Hardware Accelerator
Internship - FPGA Hardware Design - PQ Cryptography Hardware Accelerator

Cryptonext-Security • Paris

Sur place
EUR 12 000 - 17 000
Internship - FPGA Hardware Design - PQ Cryptography Hardware Accelerator
Internship - FPGA Hardware Design - PQ Cryptography Hardware Accelerator

Quantum Software • Paris

Hybride
EUR 10 000 - 15 000
FPGA Design Engineer
FPGA Design Engineer

Steneg • Bourges

Hybride
EUR 40 000 - 60 000
FPGA Design Engineer for AI Accelerators & Prototyping
FPGA Design Engineer for AI Accelerators & Prototyping

Inria • Rennes

Sur place
Remboursement partiel des frais de trá
Congés annuels et RTT
Télétravail possible après 6 mois
+2
Security HW Verification Engineer Hybrid Visa Sponsorship
Security HW Verification Engineer Hybrid Visa Sponsorship

PQShield • Paris

Hybride
EUR 50 000 - 75 000
Competitive salary
Flexible working options
Private health insurance
+2