A Digital Design Intern – IP Networking

Kalray

Montbonnot-Saint-Martin

Hybrid

EUR 10,000 - 15,000

Full time

3 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Hybrid work
Meal vouchers
Team building activities

Job summary

Kalray recherche un stagiaire ingénierie numérique pour concevoir et développer une IP numérique dans le cadre d’un DPUs pour datacenters AI/HPC. Vous participerez à la définition microarchitecture, au RTL et à l’optimisation sur la voie technologique 4nm, avec collaboration en équipe agile.

Vous travaillerez sur l’analyse des spécifications, le test unitaire et l’intégration IP dans le sous-système réseau, tout en découvrant les cycles complets de conception et la documentation associée.

Qualifications

  • HDL SystemVerilog/Verilog/VHDL required.
  • Connaissance en synthèse logique et timing statique appréciée.
  • Expérience initiale avec des outils EDA souhaitable.
  • Langages de script Python/Tcl/Shell utiles; C/C++ en plus.

Responsibilities

  • Analyser les exigences et les spécifications fonctionnelles des IP.
  • Définir la microarchitecture et les compromis perf/zone/power.
  • Rédiger la spécification microarchitecture et le RTL (SystemVerilog/Verilog/VHDL).
  • Soutenir la vérification unitaire et réaliser l’étude d’implémentation.
  • Intégrer l’IP dans le sous-système réseau et documenter.

Skills

Hardware description language
Logic synthesis
Scripting languages
C / C++ (plus)
Networking protocols

Tools

EDA tools

Job description

Reporting to our hardware digital design team, you will contribute to the development of our latest-generation integrated circuits for AI and HPC datacenters. Our DPUs embed high-performance networking subsystems that must process data streams at line rate (>1.6Gbps), with strong constraints in terms of latency, area and power consumption.

In this context, you will be responsible for the design of a digital IP for one of these subsystems, from the definition of its microarchitecture through to physical synthesis. The exact scope of the IP will be defined according to the needs of our projects and your profile.

This is an opportunity for you to discover or deepen your knowledge of the electronics industry, develop your skills and put theory into practice through a complete design cycle, enhanced by AI.

As such, your main responsibilities will be the following:

  • Analysis of the requirements, functional specifications and relevant protocols;
  • Study of the state of the art and definition of the IP microarchitecture: pipeline, data paths, flow control, memories, performance / area / power consumption trade-offs;
  • Writing of the microarchitecture specification;
  • RTL design of the IP (SystemVerilog, Verilog or VHDL) according to the team’s design rules;
  • Support for unit verification of the IP;
  • Logic synthesis and physical implementation study (constraints, timing analysis, area and power consumption, place-and-route feasibility) on an advanced technology node (TSMC 4nm), with iterations on the microarchitecture to achieve the objectives;
  • Integration of the IP into the networking subsystem and writing of the associated documentation.
REQUIRED AND DEVELOPABLE SKILLS
  • Hardware description language (SystemVerilog, Verilog or VHDL);
  • Knowledge of logic synthesis and static timing analysis; initial experience with EDA tools is a plus;
  • Scripting languages (Python, Tcl, shell); C / C++ is a plus;
  • Interest in networks and communication protocols (Ethernet, TCP/IP, PCIe); knowledge of AMBA protocols is a plus;
PROFILE
  • You are curious, ambitious and passionate about high-tech and applications resulting from new technologies;
  • You enjoy working as part of a team and taking initiatives;
  • You are enthusiastic about being part of a human adventure and working in an agile environment;
  • You are comfortable in English, particularly in a technical context.

Are you passionate about high-tech and cutting-edge technologies? Do you want to be part of a human adventure and develop in an agile, dynamic and collaborative environment? This internship is for you.

CONTRACT
  • Contract type: Internship agreement
  • Duration: 6 months
  • Compensation: Depending on level of study
  • Collective agreement: Metallurgy
  • Benefits: Hybrid work, meal vouchers, team building and other activities such as laser tag, escape games, sailing, skiing, go-karting, karaoke and much more!
  • Location: Montbonnot(38)
ABOUT KALRAY

Founded in 2008 as a spin-off from CEA, Kalray is a leading European semiconductor company, backed by major industrial investors such as Safran, NXP Semiconductors and Bpifrance. With more than 30 patent families and more than €100 million invested in R&D, our technology is paving the way for a new era in data processing.

Thanks to their patented “manycore” architecture, Kalray’s MPPA® intelligent processors (known as DPU or xPU) are capable of managing multiple data streams in parallel – and without bottlenecks – enabling applications that process massive amounts of data to become smarter, more efficient and more energy-efficient, complementing traditional approaches (CPU and GPU).

Kalray’s offering includes hardware and software acceleration solutions, as well as a co-development – or design-ondemand – offering for processors and acceleration solutions optimized for specific uses in high-growth sectors such as data centers, AI gigafactories, 5G networks, Industry 4.0, space and defense, and many others.

Above all, Kalray is a team of passionate, enthusiastic and committed people who place excellence and collaboration at the heart of their work. Whether you are an intern or an apprentice, we will do everything we can to help you fully express your talent, develop your potential and contribute to the company’s success.

Our offices are located near Grenoble, in the French Alps, and we also have additional offices near Nice, in Sophia Antipolis, as well as in Romania.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

An Ultra-Low Latency & HFT Intern
An Ultra-Low Latency & HFT Intern

Kalray • Montbonnot-Saint-Martin

Remote
EUR 7,800 - 12,000
Hybrid work
Meal vouchers
Team building activities
+1
An Intern in Advanced Network Architecture
An Intern in Advanced Network Architecture

Kalray • Montbonnot-Saint-Martin

Hybrid
EUR 6,700 - 13,000
Hybrid work
Meal vouchers
Team building
An Intern in the Development of a P4 Offload Infrastructure
An Intern in the Development of a P4 Offload Infrastructure

Kalray • Montbonnot-Saint-Martin

Hybrid
EUR 7,800 - 13,000
Hybrid work
Meal vouchers
Team building et activités (laser tag,
+3
An Intern in the Development of an eBPF/XDP Offload Infrastructure
An Intern in the Development of an eBPF/XDP Offload Infrastructure

Kalray • Montbonnot-Saint-Martin

Remote
EUR 7,800 - 11,000
Hybrid work
Meal vouchers
Team building activities
+6
A Functional Verification Intern – IP Networking
A Functional Verification Intern – IP Networking

Kalray • Montbonnot-Saint-Martin

Remote
EUR 10,000 - 13,000
Hybrid work
Meal vouchers
Team building
+6
A DevOps Intern
A DevOps Intern

Kalray • Montbonnot-Saint-Martin

Hybrid
EUR 8,900 - 13,000
Hybrid work
Meal vouchers
Team building activities
A Software Development Intern for Component Modeling in Our Simulation Platforms
A Software Development Intern for Component Modeling in Our Simulation Platforms

Kalray • Montbonnot-Saint-Martin

Hybrid
EUR 8,900 - 11,000
Hybrid work
Meal vouchers
Team building
+1
AI Compilation Intern
AI Compilation Intern

Kalray • Montbonnot-Saint-Martin

Hybrid
EUR 6,700 - 13,000
Hybrid work
Meal vouchers
Team building activities
Embedded Networking Software Engineer
Embedded Networking Software Engineer

Kalray • Montbonnot-Saint-Martin, Valbonne

On-site
EUR 60,000 - 90,000
RSU program
Paid leave RTT
Mobility incentives
+2
Toolchain Engineer
Toolchain Engineer

Kalray • Montbonnot-Saint-Martin

Remote
EUR 90,000 - 120,000
RSU
Paid leave RTT
Mobility incentives
+2