SoC Interconnect Senior Architect

OPENCHIP & SOFTWARE TECHNOLOGIES

Barcelona

Hybrid

EUR 90,000 - 120,000

Full time

2 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Hybrid work environment
Flexible schedule
Competitive remuneration based on exp

Job summary

Openchip & Software Technologies S.L. is seeking a senior SoC Interconnect Architect to develop and verify state-of-the-art Memory Interface and Network-on-Chip IP cores.

You will work on advanced device architectures, provide design guidelines, and collaborate with SoC, verification and SW teams to enable successful interconnect deployments. The role demands extensive experience in IP/SoC design, SystemVerilog, and RISC-V, with a shared commitment to high-performance, low-power interconnects in

Qualifications

  • 7+ years in IP/SoC design.
  • Experience with SoC architectures.
  • Knowledge of on-chip network protocols: AMBA, AXI, CHI, ACE, APB.
  • Knowledge of cache-coherent memory systems and interconnects.
  • Familiarity with RISC-V architecture.
  • Proficiency in SystemVerilog/Verilog, C/C++, Python.
  • Experience with RTL design, verification and simulation.

Responsibilities

  • Develop and verify Memory Interface and Network-on-Chip IP cores.
  • Work on advanced device architectures, design definition, implementation, and verification.
  • Develop design examples and simulation models with comprehensive documentation.
  • Deliver RTL to the SoC team and support verification and silicon validation.

Skills

SoC IP design
Network-on-Chip
SystemVerilog
Verilog
C/C++
Python scripting
RISC-V

Job description

About Openchip

Openchip is a European Silicon Engineering Company, headquartered in Barcelona, Spain. We aim to democratize the usage of Chips by developing Systems on Chip, SOCs, that combines RISC-V and accelerated chiplets for AI and HPC, everything interconnected with UCIe open interfaces. Our technologies will provide a value in multiple fields as Artificial Intelligence, Security and Privacy and Carbon Footprint Reduction. We are willing to change the Silicon Industry and help to build a more sustainable world, where collaboration and openness are by default. Our chips will be used in High Performance Computing, Autonomous Driving, Telecommunications, Personalized Medicine, Edge Computing and Cloud.

About Openchip

Openchip is a European Silicon Engineering Company, headquartered in Barcelona, Spain. We aim to democratize the usage of Chips by developing Systems on Chip, SOCs, that combines RISC-V and accelerated chiplets for AI and HPC, everything interconnected with UCIe open interfaces. Our technologies will provide a value in multiple fields as Artificial Intelligence, Security and Privacy and Carbon Footprint Reduction. We are willing to change the Silicon Industry and help to build a more sustainable world, where collaboration and openness are by default. Our chips will be used in High Performance Computing, Autonomous Driving, Telecommunications, Personalized Medicine, Edge Computing and Cloud.

We are looking for outstanding people willing to join our mission to change this industry and help to build a better world.

About The Function

The Network-on-chip Architecture team consists of a multi-disciplinary group involved from early product specification and analysis effort to final RTL delivery to the SoCs. One aspect of the process is to identify architecture bottlenecks and drive micro-architecture choices using performance and power analysis, and to provide the SoC team with design guidelines for bus protocol compliance and best power interconnect.

Job Responsibilities

As SoC Interconnect Senior Architect, you will work with a team of engineers to develop and verify state-of-the-art Memory Interface and Network-on-Chip IP cores. You will be working on advanced device architectures, design definition, implementation, and verification. You will also be developing design examples and simulation models, accompanied by a rich set of technical documentation.

In this team your responsibility will include, but not limited, to:

  • Actively work with SoC Architecture, verification, physical design team, Soc Floorplan, core teams to achieve system targets for performances, area and power.
  • Coherent and non-coherent interconnects within the chip, coherency protocol, directory structure, bandwidth, and latency targets.
  • Evaluate new IPs, driving new protocol deployments as well as defining system wide guidelines for IPs to interoperate together in the SoC.
  • Deliver RTL to the SoC team, support verification and silicon validation teams, and work with SW teams to support successful deployments of the interconnects.
Skills
  • 7+ years of solid experience in IP/SoC design.
  • Working knowledge of System on Chip and Network on Chip Architectures.
  • General knowledge of on-chip network protocols: AMBA, AXI, CHI, ACE or APB.
  • General knowledge of cache coherent memory systems and interconnect.
  • Familiarity with RISC-V architecture.
  • Working Knowledge with SystemVerilog or Verilog, C or C++, scripting languages such as Python
  • Hands-on experience with SoC Design, Verilog RTL coding and simulation software.
  • General knowledge of functional and performance simulators.
  • Good understanding of the design convergence cycle in terms of architecture, micro-architecture, synthesis, timing closure and verification.
Soft Skills

We are looking for team players that focus on the outcome of the team above the individual needs, with respect and honest challenge. Individuals are encouraged to work well with the team. You have good communication and enjoy working with your teammates, having fun at the same time that you strive to do your best to provide unique products for our customers.

What do we offer?
  • Job type: Full Time.
  • Join an innovative team and experience company growth.
  • We believe in investing in our employees and providing them with the opportunities they need to grow and develop their careers.
  • We offer a remuneration that values your experience..
  • Enjoy a hybrid work environment.
  • We also offer flexible schedule.
  • Primary Job Location: Barcelona (Spain)
  • Alternative Job Location: Rome (Italy)

At Openchip & Software Technologies S.L., we believe a diverse and inclusive team is the key to groundbreaking ideas. We foster a work environment where everyone feels valued, respected, and empowered to reach their full potential – regardless of race, gender, ethnicity, sexual orientation, or gender identity.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff Firmware and Operating System Engineer
Staff Firmware and Operating System Engineer

OPENCHIP & SOFTWARE TECHNOLOGIES • Barcelona

Hybrid
EUR 75,000 - 110,000
Hybrid work environment
Flexible schedule
Base in Barcelona
SoC Interconnect Senior Architect — Hybrid, Flexible Schedule
SoC Interconnect Senior Architect — Hybrid, Flexible Schedule

OPENCHIP & SOFTWARE TECHNOLOGIES • Barcelona

Hybrid
EUR 90,000 - 120,000
Hybrid work environment
Flexible schedule
Competitive remuneration based on exp
Senior Offensive Security Engineer
Senior Offensive Security Engineer

OPENCHIP & SOFTWARE TECHNOLOGIES • Barcelona

Hybrid
EUR 90,000 - 130,000
Hybrid work model
Senior Offensive Security Engineer
Senior Offensive Security Engineer

Openchip & Software Technologies • Barcelona

On-site
EUR 85,000 - 125,000
Hybrid work model
Barcelona, Spain based role
Senior Formal Verification Engineer
Senior Formal Verification Engineer

Openchip & Software Technologies • Barcelona

Hybrid
EUR 90,000 - 120,000
Hybrid work model
Autonomy and ownership
European collaboration
Senior Compiler Engineer
Senior Compiler Engineer

OPENCHIP & SOFTWARE TECHNOLOGIES • Barcelona

Hybrid
EUR 60,000 - 80,000
Hybrid work environment
Remuneration based on experience
Emulation-Prototyping Senior Engineer
Emulation-Prototyping Senior Engineer

OPENCHIP & SOFTWARE TECHNOLOGIES • Barcelona

Hybrid
EUR 85,000 - 120,000
Hybrid work environment
Flexible schedule
Remuneration that values experience
Junior DFT Engineer
Junior DFT Engineer

OPENCHIP & SOFTWARE TECHNOLOGIES • Barcelona

Hybrid
EUR 25,000 - 40,000
Staff Compiler Engineer
Staff Compiler Engineer

OPENCHIP & SOFTWARE TECHNOLOGIES • Barcelona

Hybrid
EUR 110,000 - 150,000
Hybrid work environment
Flexible schedule
Remuneration based on experience
Junior Compiler Engineer
Junior Compiler Engineer

Openchip & Software Technologies • Barcelona

Hybrid
EUR 60,000 - 80,000
Hybrid work environment
Flexible schedule
Competitive compensation