¡Activa las notificaciones laborales por email!

Senior Verification Engineer - (AOY578)

Berkeley Square - Talent Specialists in IT & Engineering

Barcelona

Presencial

EUR 60.000 - 80.000

Jornada completa

Ayer
Sé de los primeros/as/es en solicitar esta vacante

Descripción de la vacante

A leading semiconductor company in Barcelona is seeking an experienced RTL verification engineer to lead the verification process for next-gen AI/ML compute platforms. Candidates should have a Master's or PhD and between 5 to 8 years of digital verification experience, particularly with SystemVerilog and UVM. Strong scripting skills and collaboration abilities are essential. This role supports the development of customizable high-performance RISC-V cores.

Formación

  • 5–8+ years in digital verification (SystemVerilog/UVM).
  • Fluent English (C1).
  • Team player with excellent problem-solving skills.

Responsabilidades

  • Develop and execute UVM-based testbenches for complex IP and SoCs.
  • Drive coverage analysis, regressions, and debug.
  • Collaborate closely with design and architecture teams.
  • Automate verification workflows (Python, Bash, Tcl).

Conocimientos

Digital verification expertise
Strong scripting abilities
UVM experience
Problem-solving skills

Educación

Master’s or PhD in EE/CS

Herramientas

SystemVerilog

Descripción del empleo

07 ago | Berkeley Square - Talent Specialists in IT & Engineering | Barcelona

About the Role

Join a fast-growing European semiconductor company developing customizable high-performance RISC‐V cores with vector/tensor acceleration and proprietary high-bandwidth memory IP . You'll lead RTL verification for next-gen AI/ML compute platforms.

Key Responsibilities:
Develop and execute UVM-based testbenches for complex IP and SoCs
Apply formal and dynamic verification techniques
Drive coverage analysis, regressions, and debug
Collaborate closely with design and architecture teams
Automate verification workflows (Python, Bash, Tcl)

Requirements:
Master’s or PhD in EE/CS
5–8+ years in digital verification (SystemVerilog/UVM)




Strong scripting and simulation tool experience
Fluent English (C1)
Team player with excellent problem-solving skills

Nice to Have:
RISC-V core or SoC verification experience
Knowledge of vector/tensor compute or memory architectures

Consigue la evaluación confidencial y gratuita de tu currículum.
o arrastra un archivo en formato PDF, DOC, DOCX, ODT o PAGES de hasta 5 MB.