Expert Logic Design Engineer

Ciklum

España

Hybrid

EUR 90,000 - 130,000

Full time

7 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Medical insurance
Hybrid work
Career development

Job summary

Ciklum in Málaga, Spain is seeking an Expert Logic Design Engineer to join our team. You will lead architecture, microarchitecture, RTL, and timing optimization for FPGA/ASIC digital subsystems in a hybrid work setting.

The role requires 6+ years in complex FPGA/ASIC design, expert SystemVerilog RTL, AMD/Xilinx architectures (Versal), and a track record delivering complex digital IP. You will collaborate with software and verification teams and drive design quality across the lifecycle.

Qualifications

  • Bachelor's or Master's degree in Electrical or Computer Engineering or equivalent.
  • 6+ years of experience in complex FPGA/ASIC digital logic design.
  • Expert-level proficiency in SystemVerilog RTL design.
  • Experience with timing closure and static timing analysis.

Responsibilities

  • Lead architecture, microarchitecture, and RTL implementation of FPGA/ASIC subsystems.
  • Design and optimize ultra-low-latency digital logic using SystemVerilog.
  • Drive end-to-end digital IP development from specification to integration.
  • Define hardware-software interfaces for efficient system integration.
  • Review RTL designs and guide engineers to reduce risks.
  • Contribute to evolution of FPGA-based platforms and reusable IP.

Skills

SystemVerilog RTL
Digital architecture
Technical leadership
English communication
Timing closure
Problem solving

Education

Bachelor's/Master's in Electrical or Computer Engineering

Tools

AMD-Xilinx FPGA
AMD Versal
Vivado
VCS/Questa
Synopsys tools

Job description

Ciklum is looking for an Expert Logic Design Engineer to join our team in Spain.

We are a custom product engineering company that supports both multinational organizations and scaling startups to solve their most complex business challenges. With a global team of over 4,000 highly skilled developers, consultants, analysts and product owners, we engineer technology that redefines industries and shapes the way people live.

About the role:

We are looking for anExpert Logic Design Engineer to take a leading technical role in the architecture, design, and optimization of next-generation FPGA and ASIC-based control platforms.

This position involves solving challenging digital design problems with extremely demanding timing, latency, and performance requirements. You will work closely with system architects, verification engineers, software developers, and hardware specialists, driving technical decisions and contributing to the development of proprietary digital IP.

Our client is an innovative technology company developing advanced control and measurement systems for quantum computing. Its hardware and software platforms enable precise, real-time control of complex quantum systems, supporting the evolution of quantum computing from individual qubits to large-scale architectures.

Responsibilities:
  • Lead the architecture, microarchitecture, and RTL implementation of complex, high-performance FPGA/ASIC digital subsystems
  • Design and optimize highly configurable, ultra-low-latency digital logic using SystemVerilog
  • Drive end-to-end digital IP development, from system requirements and architectural trade-offs to RTL implementation and integration
  • Make architectural decisions to optimize timing performance, latency, resource utilization, scalability, and power efficiency
  • Address complex timing closure, clock-domain crossing, synchronization, and critical-path optimization challenges
  • Develop advanced digital processing and control architectures, including signal processing pipelines, waveform generation, and deterministic real-time control
  • Define hardware-software interfaces and collaborate with software and system architecture teams to ensure efficient system integration
  • Work closely with verification engineers to define verification strategies and ensure robust functional coverage
  • Review RTL designs, identify architectural and implementation risks, and provide technical guidance to other engineers
  • Contribute to the evolution of FPGA-based platforms and the development of reusable digital IP for future ASIC implementations
  • Drive engineering best practices, design quality, and technical improvements across the development lifecycle
Requirements:
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related technical discipline, or equivalent practical experience
  • 6+ years of professional experience in complex FPGA or ASIC digital logic design
  • Expert-level proficiency in SystemVerilog RTL design (mandatory)
  • Extensive experience defining digital architectures and microarchitectures for complex hardware systems
  • Proven track record of independently delivering complex digital IP or subsystems from specification to implementation
  • Deep understanding of RTL optimization, logic synthesis, static timing analysis (STA), and timing closure
  • Strong experience optimizing digital designs for deterministic latency, high clock frequencies, resource utilization, and power efficiency
  • Advanced knowledge of synchronous digital design, CDC, clocking architectures, and hardware interfaces
  • Strong understanding of FPGA and/or ASIC development methodologies and implementation constraints
  • Experience with simulation-based verification and debugging of complex digital systems
  • Ability to evaluate architectural trade-offs, resolve challenging technical issues, and guide implementation decisions
  • Strong technical leadership, analytical, and communication skills
  • English proficiency sufficient for effective collaboration within an international engineering team
  • Extensive experience with AMD/Xilinx FPGA architectures, particularly AMDVersal
  • Advanced experience with AMDVivado, FPGA implementation, and timing closure
  • Familiarity with Synopsys VCS, Siemens Questa, and related verification/debugging tools
  • Experience with ASIC digital IP development and FPGA-to-ASIC design considerations
  • Experience designing complex DSP pipelines, waveform generation engines, or real-time control architectures
  • Deep understanding of deterministic, nanosecond-scale timing and synchronization
  • Experience with high-speed interfaces such as AXI, PCIe, DDR, or proprietary interconnects
  • Experience with performance, area, and power (PPA) optimization
  • Knowledge of Python, Tcl, or other languages used for EDA workflow automation
  • Experience leading technical design reviews or mentoring senior engineers
  • Background in quantum computing, semiconductor development, telecommunications, high-performance instrumentation, or similar advanced technology domains
What’s in it for you?
  • Care: your mental and physical health is our priority. We ensure comprehensive company-paid medical insurance and 4 additional undocumented sick leave days
  • Tailored education path: boost your skills and knowledge with our regular internal events (meetups, conferences, workshops), Udemy license, language courses and company-paid certifications
  • Growth environment: share your experience and level up your expertise with a community of skilled professionals, locally and globally
  • Flexibility: Own your schedule – you are the one to decide when to start your working day. Just don’t miss your regular team stand-up. We are there to support your work-life balance and provide 23 vacation days.
  • Opportunities: we value our specialists and always find the best options for them. Our Internal Mobility Program helps change a project if needed to help you grow, excel professionally and fulfill your potential
  • Global impact: work on large-scale projects that redefine industries with international and fast-growing clients
  • Welcoming environment: feel empowered with a friendly team, open-door policy, informal atmosphere within the company and regular team-building events
About us:

At Ciklum, we are always exploring innovations, empowering each other to achieve more, and engineering solutions that matter. With us, you’ll work with cutting-edge technologies, contribute to impactful projects, and be part of a One Team culture that values collaboration and progress.

Based in Málaga, our team thrives in one of Andalusia’s leading tech hubs. Enjoy a hybrid work setup, the sunny Mediterranean vibe, and endless opportunities to grow your skills on global-scale projects.

Explore, empower, engineer with Ciklum!
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Expert Logic Design Engineer
Expert Logic Design Engineer

Description Ciklum • Spain

Hybrid
EUR 90,000 - 120,000
Medical insurance
Udemy license
Language courses
+3
Expert Logic Design Engineer
Expert Logic Design Engineer

Ciklum • Málaga

Hybrid
EUR 90,000 - 120,000
Medical insurance
Udemy license
Hybrid work in Málaga
Senior Logic Design Engineer
Senior Logic Design Engineer

Ciklum • Spain

Hybrid
EUR 70,000 - 90,000
Medical insurance
Udemy license
Company-paid certifications
+4
Senior Logic Design Engineer
Senior Logic Design Engineer

Ciklum • Málaga

Hybrid
EUR 55,000 - 85,000
Medical insurance
Udemy license
Language courses
+1
Senior Logic Design Engineer
Senior Logic Design Engineer

Description Ciklum • Spain

Hybrid
EUR 70,000 - 90,000
Medical insurance
Udemy license
Language courses
+5
Senior FPGA/ASIC Logic Design Engineer
Senior FPGA/ASIC Logic Design Engineer

Description Ciklum • Spain

Hybrid
EUR 90,000 - 120,000
Medical insurance
Udemy license
Language courses
+3
Senior FPGA/ASIC Logic Engineer | Hybrid & Flexible
Senior FPGA/ASIC Logic Engineer | Hybrid & Flexible

Ciklum • Málaga

Hybrid
EUR 55,000 - 85,000
Medical insurance
Udemy license
Language courses
+1
Senior FPGA/ASIC Logic Architect — Low-Latency Systems
Senior FPGA/ASIC Logic Architect — Low-Latency Systems

Ciklum • Málaga

Hybrid
EUR 90,000 - 120,000
Medical insurance
Udemy license
Hybrid work in Málaga
Senior FPGA/ASIC Logic Design Engineer – Hybrid
Senior FPGA/ASIC Logic Design Engineer – Hybrid

Description Ciklum • Spain

Hybrid
EUR 70,000 - 90,000
Medical insurance
Udemy license
Language courses
+5
Senior FPGA/ASIC Logic Design Engineer - Hybrid (Spain)
Senior FPGA/ASIC Logic Design Engineer - Hybrid (Spain)

Ciklum • Spain

Hybrid
EUR 70,000 - 90,000
Medical insurance
Udemy license
Company-paid certifications
+4