¡Activa las notificaciones laborales por email!

Design Verification Engineer

TechTeamZ

Cádiz

A distancia

EUR 40.000 - 70.000

Jornada completa

Hace 3 días
Sé de los primeros/as/es en solicitar esta vacante

Genera un currículum adaptado en cuestión de minutos

Consigue la entrevista y gana más. Más información

Empieza desde cero o carga un currículum

Descripción de la vacante

A leading company is hiring a Digital Hardware ASIC Verification Engineer with a focus on high-speed communications and signal processing chips. This remote position requires 5+ years in ASIC verification, expertise in SystemVerilog, and involvement in continuous improvement processes within a world-class team.

Formación

  • 5+ years ASIC verification experience.
  • Deep experience in SystemVerilog and UVM methodology.
  • Familiarity with formal verification or coverage-driven techniques is a plus.

Responsabilidades

  • Create verification plans and testbenches using SystemVerilog / UVM.
  • Develop assertions, coverage models, and reusable components.
  • Work closely with RTL designers to resolve bugs.

Conocimientos

SystemVerilog
UVM methodology
Simulation tools
Python
Perl

Descripción del empleo

Get AI-powered advice on this job and more exclusive features.

Direct message the job poster from TechTeamz

Digital Hardware ASIC Verification Engineer (Spain / Egypt)

Work Location : Remote (Spain or Egypt) | Hybrid optional

Employment Type : Full-time Contractor via TechTeamz

Project Area : High-speed communications and signal processing chips

We're hiring a Verification Engineer to join a world-class team building next-gen digital IP. You’ll focus on creating reusable, scalable testbenches and validating complex SoCs using UVM methodology.

Responsibilities :

  • Create verification plans and testbenches using SystemVerilog / UVM
  • Develop assertions, coverage models, and reusable components
  • Work closely with RTL designers and architects to resolve bugs
  • Participate in regressions, reviews, and continuous improvement
  • 5+ years ASIC verification experience
  • Deep experience in SystemVerilog and UVM methodology
  • Good knowledge of simulation tools (e.g., VCS, Questa) and scripting (Python, Perl)
  • Familiarity with formal verification or coverage-driven techniques is a plus

If you are interested send over your CV.

Seniority level

  • Seniority level Mid-Senior level

Employment type

  • Employment type Full-time

Job function

  • Industries Semiconductor Manufacturing

Referrals increase your chances of interviewing at TechTeamz by 2x

Get notified about new Design Verification Engineer jobs in Spain .

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

J-18808-Ljbffr

Consigue la evaluación confidencial y gratuita de tu currículum.
o arrastra un archivo en formato PDF, DOC, DOCX, ODT o PAGES de hasta 5 MB.