Senior Engineer – ASIC Verification (m/f/d)

FHLB Des Moines; Dresden; Vor Ort; EUR 90.000 - 120.000; Vollzeit

Zusammenfassung

Microchip Technology Inc. in Dresden, Germany, is seeking a Senior ASIC Verification Engineer to join our engineering team onsite.

You will develop and execute verification strategies for complex digital designs, collaborating with RTL, architecture, software, and other cross-functional teams to ensure quality and reliability. The role requires 5+ years in ASIC/SoC verification, strong SystemVerilog/UVM and functional coverage skills, and experience with VCS/Xcelium/Questa.

Qualifikationen

• Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field or equivalent experience.
• At least 5 years of professional experience in ASIC, SoC, or semiconductor design verification.
• Strong hands-on experience with SystemVerilog, UVM, SystemVerilog Assertions (SVA), constrained-random verification, and functional coverage.
• Experience with simulation and debugging tools such as Synopsys VCS, Cadence Xcelium, or Siemens Questa.
• Experience developing verification automation using scripting languages such as Python, Perl, or Tcl.
• Familiarity with gate-level simulation (GLS) is a plus.
• Proven ability to work collaboratively in a fast-paced, cross-functional, international environment.
• Experience mentoring junior engineers and contributing to engineering talent development.
• Excellent problem-solving, analytical, and debugging skills.
• Excellent written and verbal communication skills in English.
• Candidates must have the legal right to work in Germany by start date. Visa sponsorship not available.
• Willingness to work onsite in Dresden, Germany.

Aufgaben

• Develop, implement, and maintain verification plans, methodologies, and environments for complex digital designs.
• Collaborate with RTL design, architecture, and software teams worldwide to define verification requirements and resolve technical issues.
• Develop and maintain reusable, scalable verification environments.
• Debug and analyze simulation failures, identify root causes, and work with design teams to fix issues.
• Drive adoption of advanced verification techniques like UVM, constrained-random verification, and assertions.
• Define, track, and report functional and code coverage metrics.
• Review verification deliverables and sign-off documentation.
• Mentor junior engineers on verification methodologies and best practices.
• Communicate project status and risks to stakeholders.

Kenntnisse

SystemVerilog

UVM

SystemVerilog Assertions

Constrained-random verification

Functional coverage

English communication

Debugging

Collaboration

Problem solving

Ausbildung

Bachelor’s or Master’s degree in Electrical/Computer Engineering or related field

Tools

Synopsys VCS

Cadence Xcelium

Siemens Questa

Python

Perl/Tcl scripting

Jobbeschreibung

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc. People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence. Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you. Visit our careers page to see what exciting opportunities and company perks await!

Job Description

Location: Dresden, Germany Work Arrangement: Onsite Job Type: Full-Time Department: Engineering / NCS

We are seeking a talented and experienced Senior ASIC Verification Engineer to join our engineering team in Dresden. In this role, you will develop and execute verification strategies for complex digital designs, ensuring that our products meet the highest standards of quality, functionality, and reliability. You will work closely with RTL design, architecture, software, and other cross-functional teams throughout the product development lifecycle. The ideal candidate will have strong hands‑on experience with modern verification methodologies and the ability to take ownership of verification activities from planning through execution and sign‑off.

Key Responsibilities

• Develop, implement, and maintain verification plans, methodologies, and environments for complex digital designs.
• Collaborate with RTL design, architecture, and software teams worldwide to define verification requirements and resolve technical issues.
• Develop and maintain reusable, scalable, and efficient verification environments.
• Debug and analyze simulation failures, identify root causes, and work with design teams to implement corrective actions.
• Drive the adoption of advanced verification techniques, including UVM, constrained‑random verification and assertion-based verification methods where appropriate.
• Define, track, and report functional and code coverage metrics to ensure thorough validation of design functionality.
• Review verification deliverables, including verification plans, test cases, regression results, coverage reports, and sign‑off documentation.
• Participate in design and architecture reviews, providing expert feedback on testability, observability, and verification coverage.
• Mentor junior engineers and provide technical guidance on verification methodologies, tools, and best practices.
• Communicate project status, technical risks, verification results, and recommendations to relevant stakeholders.

Requirements/Qualifications

• Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related technical field, or equivalent professional experience.
• At least 5 years of professional experience in ASIC, SoC, or semiconductor design verification.
• Strong hands‑on experience with SystemVerilog, UVM, SystemVerilog Assertions (SVA), constrained‑random verification, and functional coverage.
• Experience with simulation and debugging tools such as Synopsys VCS, Cadence Xcelium, or Siemens Questa.
• Experience developing verification automation using scripting languages such as Python, Perl, or Tcl.
• Familiarity with gate‑level simulation (GLS) is a plus.
• Proven ability to work collaboratively in a fast‑paced, cross‑functional, and international environment.
• Experience mentoring junior engineers and contributing to the development of engineering talent.
• Excellent problem‑solving, analytical, and debugging skills.
• Excellent written and verbal communication skills in English.
• Candidates must have the legal right to work in Germany by their start date.
• Visa sponsorship is not available for this position.
• Willingness to work onsite in Dresden, Germany.

Preferred Qualifications

• Experience with mixed‑signal or analog/mixed‑signal verification.
• Knowledge of industry standards and protocols such as PCIe, Ethernet, USB, or similar interfaces.
• Experience in safety‑critical, automotive, industrial, or other high‑reliability domains.
• Familiarity with formal verification, emulation, FPGA prototyping, or advanced verification methodologies.

Why Join Us?

Work on cutting‑edge semiconductor technology with a talented and passionate engineering team.

Help shape verification strategies and directly influence product quality and reliability.

Work in an international and collaborative engineering environment.

Receive a competitive compensation and benefits package.

Benefit from opportunities for professional growth, technical development, and career advancement.

We are an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, gender, national origin, or disability status.

Travel Time: 0% - 25%