Lead ASIC Architect - Stuttgart Area, Germany - Up to €120,000 (d / m / w)

Optimus Search

Stuttgart

Vor Ort

EUR 120.000

Vollzeit

14 Tage+
Bewerbungsgenerator

Verschicke keinen 08/15-Lebenslauf — erstelle einen Lebenslauf und ein Anschreiben, die genau auf diese Rolle zugeschnitten sind.

Schaffe es an den ATS-Filtern vorbei

Zusammenfassung

A leading technology recruitment firm is seeking a Lead ASIC Architect in Stuttgart. You will oversee internal engineering teams, establish architectural milestones, and mentor engineers. The role requires 8+ years of experience in developing SoC architectures and a strong command of VHDL, Verilog, and SystemVerilog. Proficiency in English is essential, and German is a plus. This opportunity offers a competitive salary of up to €120,000. Apply quickly to seize this chance to advance your career.

Qualifikationen

  • 8+ years experience developing SoC and processor architectures for high-performance digital applications.
  • Proven understanding of CPU/DSP microarchitecture.
  • Excellent command of English; proficiency in German is a plus.

Aufgaben

  • Oversee and align internal engineering teams and coordinate with external partners.
  • Establish architectural milestones and deliverables consistent with project timelines.
  • Mentor and support engineers in digital architecture principles.
  • Drive continuous improvement to shorten development cycles.

Kenntnisse

Development of SoC architectures
VHDL
Verilog
SystemVerilog
SystemC
AI processing architectures
Mixed-signal integration

Ausbildung

Degree in Computer Engineering, Electrical Engineering, or related discipline

Jobbeschreibung

Lead ASIC Architect - Stuttgart Area, Germany - Up to €120,000 (d / m / w)
Responsibilities
  • Oversee and align the efforts of internal engineering teams while coordinating closely with external partners specializing in ASIC and processor design
  • Establish architectural milestones and deliverables consistent with overall project and product timelines
  • Serve as the principal technical connection point between research, product management, and design partners to ensure requirements are effectively realized in hardware architecture
  • Mentor and support engineers in digital architecture principles, fostering technical growth within the team
  • Develop and deliver processor architectures optimized for rapid data throughput and minimal latency within AI-based systems
  • Guarantee that targets for performance, energy efficiency, and system integration are consistently achieved
  • Drive continuous improvement to shorten development cycles and control implementation costs
  • Secure first-silicon success through detailed modeling, verification coordination, and close engagement with design partners
  • Incorporate advanced control mechanisms into instruction sets and memory structures.
  • Contribute to team expansion by identifying, hiring, and developing additional engineering talent for upcoming architecture initiatives
Requirements
  • Academic background in Computer Engineering, Electrical Engineering, Physics, or a related discipline
  • 8+ years experience developing SoC and processor architectures for high-performance digital applications
  • Proven understanding of CPU/DSP microarchitecture
  • Experience in VHDL, Verilog, SystemVerilog, and SystemC
  • Familiarity with AI processing architectures
  • Experience with mixed-signal integration is advantageous
  • Excellent command of English; proficiency in German is a plus

Do not miss your opportunity to excel in your career in an established and stimulating organization. This role will not be open for long so apply immediately!

Please email me with your CV and any other relevant information to arasulo@optimussearch.com

Hol dir deinen kostenlosen, vertraulichen Lebenslauf-Check.

oder ziehe deine Datei hierhin.

Similar jobs

Ähnliche Jobs, die dir auch gefallen könnten

Senior ASIC Digital Lead - ATPG & Methodology (f/m/div.)
Senior ASIC Digital Lead - ATPG & Methodology (f/m/div.)

Robert Bosch Group • Baden-Württemberg

Vor Ort
EUR 70.000 - 88.000
Flexible working models
Mobile working
Job sharing
Senior ASIC Digital Lead - ATPG & Methodology (f/m/div.)
Senior ASIC Digital Lead - ATPG & Methodology (f/m/div.)

Joinimagine • Baden-Württemberg

Hybrid
EUR 79.000 - 97.000
Principal SoC Architect (f/m/div)
Principal SoC Architect (f/m/div)

Infineon Technologies AG • München

Vor Ort
EUR 120.000 - 170.000
Senior ASIC Digital Lead - ATPG & Methodology (f/m/div.) Location: Reutlingen-Kusterdingen, Baden-Württemberg Field of work: Engineering Job posted 2026/09/21
Senior ASIC Digital Lead - ATPG & Methodology (f/m/div.) Location: Reutlingen-Kusterdingen, Baden-Württemberg Field of work: Engineering Job posted 2026/09/21

Bosch Packaging Technology, Inc. • Baden-Württemberg

Hybrid
EUR 79.000 - 97.000
Performance bonus
Bosch pension plan
Flexible working models
Senior ASIC Digital Lead - ATPG & Methodology (f/m/div.)
Senior ASIC Digital Lead - ATPG & Methodology (f/m/div.)

Bosch • Baden-Württemberg

Hybrid
EUR 79.000 - 97.000
Flexible working
Bosch pension plan
ASIC Development Engineer Digital IC Design (f/m/div.)
ASIC Development Engineer Digital IC Design (f/m/div.)

Joinimagine • Erlangen

Hybrid
EUR 90.000 - 150.000
Flexible working models
Mobile working
Job sharing
Lead Engineer Analog ASIC Design (f/m/div.)
Lead Engineer Analog ASIC Design (f/m/div.)

Robert Bosch Group • Reutlingen

Vor Ort
EUR 79.000 - 97.000
Bosch pension plan
Lead Engineer Analog ASIC Design (f/m/div.)
Lead Engineer Analog ASIC Design (f/m/div.)

Bosch • Baden-Württemberg

Vor Ort
EUR 79.000 - 97.000
Flexible working models
Mobile working
Job sharing
+1
Senior Digital ASIC Design Engineer
Senior Digital ASIC Design Engineer

IC Resources • Dresden

Vor Ort
EUR 60.000 - 85.000
Senior Principle Computer Architect AI/ML (f/m/d)
Senior Principle Computer Architect AI/ML (f/m/d)

NXP Semiconductors • Hamburg, München

Vor Ort
USD 120.000 - 160.000