Aktiviere Job-Benachrichtigungen per E-Mail!

SoC / ASIC Design Engineer (EP-ESE-ME-2025-132-GRAP)

CERN

Genf

Vor Ort

CHF 100’000 - 125’000

Vollzeit

Vor 13 Tagen

Zusammenfassung

A renowned scientific research organization in Geneva is seeking an Electronics Engineer to design and implement cutting-edge microelectronic technologies for particle physics. The role involves creating and validating System-on-Chip topologies and requires a strong background in digital logic, firmware development, and proficiency in Python. Candidates should have a Master's degree with relevant experience or a PhD. This position offers a competitive salary and opportunities for development.

Leistungen

Monthly stipend of 6287 to 6911 Swiss Francs
Health coverage for family
30 days of paid leave per year
Formal and on-the-job training

Qualifikationen

  • Experience with RISC-V or ARM architectures, firmware writing in C/C++.
  • Strong understanding of digital logic and FPGA prototyping.
  • Proven digital design experience with simulation and emulation techniques.

Aufgaben

  • Create System-on-Chip topologies using SOCMake tool.
  • Emulate and assess performance on FPGA and silicon prototypes.
  • Integrate IP blocks into SOCMake tool and validate functionality.

Kenntnisse

Digital logic design
Finite State Machines (FSMs)
Verilog
VHDL
SystemVerilog
FPGA prototyping
RISC-V or ARM architectures
C/C++ firmware writing
Python programming
Shell scripting in Linux

Ausbildung

Master's degree in Electronics Engineering or related field
PhD in Electronics Engineering or related field
Jobbeschreibung

Job Description

Your responsibilities

Emerging state-of-the-art microelectronic technologies and electronics design methodologies are promising to revolutionize the way we design and implement readout and control circuits for on-detector electronics in particle physics experiments.

CERN and its EP-ESE/ME section are actively exploring the feasibility of utilizing RISC-V processing cores and System-on-Chip (SoC) design methodologies for future on-detector electronics.

Responsibilities:

  • Create System-on-Chip topologies using the open-source SOCMake tool, currently being developed at CERN.
  • Emulate the operation of the designed SoC topologies and assess their performance on FPGA development platforms as well as on silicon prototypes.
  • Design IP blocks, integrate them into the SOCMake tool, and validate their functionality through simulation and emulation techniques.
  • Incorporate fault-tolerant design strategies into the SoC and IP block development.

Your profile

Skills:

  • Strong understanding of digital logic design.
  • Experience with Finite State Machines (FSMs).
  • Experience in Verilog and/or VHDL for RTL design.
  • Knowledge of SystemVerilog for modeling and verification.
  • Experience with FPGA prototyping.
  • Knowledge of Radiation Effects on silicon and hardening by design techniques.
  • Experience working with RISC-V or ARM architectures and writing firmware in C/C++ for SoC integration.
  • Proficiency in Python programming and Shell scripting in Linux environments.
  • Spoken and written English, with a commitment to learn French.

Eligibility criteria:

  • You are a national of a CERN Member or Associate Member State.
  • You have a professional background in Electronics Engineer (or a related field) and have either:
    • a Master's degree with 2 to 6 years of post-graduation professional experience;
    • or a PhD with no more than 3 years of post-graduation professional experience.
  • You have never had a CERN fellow or graduate contract before.
Additional Information

Job closing date: 21.09.2025 at 23:59 CEST.

Contract duration: 12 months, with a possible extension up to 36 months maximum.

Working hours: 40 hours per week

Target start date: 01-November-2025

Job reference: EP-ESE-ME-2025-132-GRAP

Field of work: Electrical or Electronics Engineering

What we offer

  • A monthly stipend ranging between 6287 and 6911 Swiss Francs per month (net of tax).
  • Coverage by CERN's comprehensive health scheme (for yourself, your spouse and children), and membership of the CERN Pension Fund.
  • Depending on your individual circumstances: installation grant; family, child and infant allowances; payment of travel expenses at the beginning and end of contract.
  • 30 days of paid leave per year.
  • On-the-job and formal training at CERN as well as in-house language courses for English and/or French.

About us

At CERN, the European Organization for Nuclear Research, physicists and engineers are probing the fundamental structure of the universe. Using the world's largest and most complex scientific instruments, they study the basic constituents of matter - fundamental particles that are made to collide together at close to the speed of light. The process gives physicists clues about how particles interact, and provides insights into the fundamental laws of nature. Find out more on http://home.cern.

We are on a Quest. A Journey into discovery like no other. Bring your expertise to our unique work and develop your knowledge and skills at pace. Join world-class subject matter experts on unique projects, in a Quest for greater knowledge and deeper understanding.

Begin your CERN Quest. Take Part!

Diversity has been an integral part of CERN's mission since its foundation and is an established value of the Organization. Employing a diverse workforce is central to our success.

Hol dir deinen kostenlosen, vertraulichen Lebenslauf-Check.
eine PDF-, DOC-, DOCX-, ODT- oder PAGES-Datei bis zu 5 MB per Drag & Drop ablegen.