Senior High-Speed Analog Layout Engineer

Ciena Corporation

Ottawa

Hybrid

CAD 114,000 - 182,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Medical, dental, and vision plans
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
company-paid holidays
paid sick leave
vacation time

Job summary

Ciena Corporation is seeking an analog layout engineer to design high-speed analog layouts using deep-submicron CMOS/BiCMOS technologies. You will work on DAC/ADC SERDES interfaces, transimpedance amplifiers, and precision analog circuits connected to optical modulators and detectors.

The role involves floor planning, placement, routing, and rigorous checks (DRC/LVS/ANT/ER). Collaboration with senior designers and cross-functional teams is essential in a fast-paced environment.

Qualifications

  • Bachelor's degree in Electrical Engineering or related field.
  • 1–5 years of relevant analog/mixed-signal layout experience.
  • Proficiency with deep sub-micron CMOS devices (FinFET) and BiCMOS.
  • Experience with industry‑standard layout tools and layout flows.
  • Strong communication and team collaboration skills.
  • Knowledge of RC delay, electromigration, and RF shielding.

Responsibilities

  • Carry out layout feasibility studies in collaboration with senior analog designers.
  • Create layouts of assigned analog blocks by floor planning, placement, and routing.
  • Perform DRC, LVS, ANT, PERC, EM, IR checks to ensure top-quality layouts.
  • Investigate layout tools and processes to enhance productivity.
  • Provide regular status updates and participate in team meetings.

Skills

Analog layout design
CMOS/BiCMOS tech
DAC/ADC SERDES familiarity
Floor planning & routing
DRC/LVS/ANT familiarity
Cross-functional collaboration
PERL scripting (plus)

Education

Bachelor's degree in Electrical Engineering or related field

Tools

Cadence Virtuoso
Siemens Calibre
Ansys Totem

Job description

Ciena Corporation is seeking an analog layout engineer to design high-speed analog layouts using deep-submicron CMOS/BiCMOS technologies. You will work on DAC/ADC SERDES interfaces, transimpedance amplifiers, and precision analog circuits connected to optical modulators and detectors.

The role involves floor planning, placement, routing, and rigorous checks (DRC/LVS/ANT/ER). Collaboration with senior designers and cross-functional teams is essential in a fast-paced environment.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal Analog Layout Engineer
Principal Analog Layout Engineer

Ciena • Ottawa

On-site
CAD 138,000 - 220,400
Medical, dental, and vision plans
Participation in 401(K) & DCPP with company matching
Employee Stock Purchase Program
+1
Lead High-Speed Analog Layout Engineer
Lead High-Speed Analog Layout Engineer

Emploive • Ottawa

Hybrid
CAD 120,000 - 180,000
Foundational role at a startup
International team culture
Cross-functional collaboration
+1
Principal Analog Layout Engineer
Principal Analog Layout Engineer

Ciena Corporation • Ottawa

On-site
CAD 138,000 - 220,000
Medical plan
Dental plan
Vision plan
+5
Senior Analog Layout Engineer
Senior Analog Layout Engineer

Ciena Corporation • Ottawa

Hybrid
CAD 114,000 - 182,000
Medical, dental, and vision plans
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
+3
Senior Manager, Layout Design
Senior Manager, Layout Design

Kibbi • Ottawa

On-site
CAD 171,000 - 273,000
Medical plans
401(K) matching
ESPP
+5
Senior High-Speed Analog Layout Engineer – IP Blocks Lead
Senior High-Speed Analog Layout Engineer – IP Blocks Lead

Celero Communications, Inc. • Ottawa

On-site
CAD 150,000 - 230,000
Innovative Analog CAD Engineer — High-Speed Chip Design
Innovative Analog CAD Engineer — High-Speed Chip Design

Cadence • British Columbia

On-site
CAD 130,000 - 242,000
Principal High-Speed Analog Circuit Design Engineer
Principal High-Speed Analog Circuit Design Engineer

Celero Communications, Inc. • Vancouver

On-site
CAD 150,000 - 200,000
Principal Analog Design Engineer – High-Speed SerDes & SoCs
Principal Analog Design Engineer – High-Speed SerDes & SoCs

Kibbi • Markham

On-site
CAD 140,000 - 180,000
Health benefits
Wellness programs
Financial benefits
Principal High-Speed Analog Circuit Design Engineer
Principal High-Speed Analog Circuit Design Engineer

Celero Communications, Inc. • Ottawa

On-site
CAD 110,000 - 150,000