Senior Engineer I - Validation (ASIC)

Microchip Technology Inc.

Burnaby

On-site

CAD 86,000 - 186,000

Full time

26 hours ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Health benefits
Retirement savings plans
IESPP program

Job summary

Microchip Technology Inc. is seeking a Senior Validation Engineer in Burnaby to lead pre-silicon and post-silicon validation for NVMe/PCIe ASICs. You will collaborate across teams to ensure functional specs, system interoperability, and performance metrics across hardware and software platforms.

The role emphasizes embedded software development, test tooling in C/Python/Tcl, and hardware/software integration. Strong communication and 5+ years in validation are essential.

Qualifications

  • Bachelor or Master in CS, CE, EE.
  • 5+ years experience for Senior I.
  • Scripting (Tcl, Python).
  • Proficient in C and/or embedded C programming.
  • Excellent knowledge of digital systems and computer architecture.
  • Ability to develop functional validation plans and software to execute them.
  • Excellent verbal and written communication skills.

Responsibilities

  • Plan, develop, code, and execute pre-silicon and post-silicon validation plans.
  • OS level debugging of post-silicon hardware and software issues.
  • Analysis and debug of PCIe and NVMe protocols.
  • Build and support validation infrastructure through embedded software, device drivers, and test tools written in C, Python, Tcl.

Skills

C programming
Embedded C
Python scripting
Tcl scripting
OS debugging
Digital architecture

Education

Bachelor or Master in CS/CE/EE

Tools

Protocol analyzers
Linux device drivers

Job description

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Job Description

An opening exists in the functional validation group for a senior engineer with strong interest in PCI Express (PCIe), Non-Volatile Memory Express (NVMe), embedded low level programming with JTAG, and debug of complex ASICs in multi-core environment. This group is a cross functional team of talented engineers tasked with pre-silicon and post-silicon validation of Microchip’s NVMe Flash controller products. The team is responsible for ensuring functional specification compliance, system interoperability under a wide range of operating environments (i.e., both hardware platforms and operating systems), measuring/analyzing performance, and system level debug of post silicon issues. The team also creates the hardware and software validation infrastructure necessary to perform these tasks. Team members work with architects/designers and influence the architecture, features, and performance of future products.

Responsibilities
  • Plan, develop, code, and execute pre-silicon and post-silicon validation plans
  • Operating System level debug of post-silicon hardware and software issues
  • Analysis and debug of PCIe and NVMe protocols
  • Build and support validation infrastructure through the development of embedded software, device drivers, and test tools written in C, Python, Tcl
Requirements/Qualifications

Required:

  • Bachelor or Master degree in CS, CE, EE
  • Experience, 5+ years for Senior I
  • Scripting (Tcl, Python)
  • Proficient in C and/or embedded C programming
  • Excellent knowledge of digital systems and computer architecture
  • Ability to develop functional validation plans and develop software necessary to execute these plans
  • Excellent verbal and written communication skills
Preferred
  • Knowledge of PCI/PCI Express system architecture
  • Familiarity with storage interfaces (e.g., NVMe, SCSI, AHCI, SATA, or SAS)
  • Experience developing device drivers for Windows or Linux
  • Experience in use of lab equipment (e.g., protocol analyzers)
  • Knowledge in Machine Learning
Travel Time

0% - 25%

Pay Range

We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading IESPP program with a 6-month look back feature. Find more information about all our benefits at the link below:

  • The annual base salary range for this position is $86,000 - $186,000.*
Benefits of working at Microchip
  • Range is dependent on numerous factors including job location, skills and experience.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Engineer I - Validation (ASIC)
Senior Engineer I - Validation (ASIC)

Microchip Technology Inc. • Burnaby

On-site
CAD 122,000 - 265,000
Health benefits from day one
Restricted stock units (RSUs)
Quarterly bonus payments
+2
Engineer II- Design
Engineer II- Design

HVAC Total FM Recruitment • Burnaby

On-site
CAD 108,000 - 162,000
Health benefits day one
Retirement savings plans
RSUs
+2
Technical Staff Engineer – Design & Product Validation
Technical Staff Engineer – Design & Product Validation

Microchip Technology Inc. • Burnaby

On-site
CAD 152,000 - 322,000
Health benefits from day one
Retirement savings plans
IESPP program with 6-month look back
Technical Staff Engineer – Design & Product Validation
Technical Staff Engineer – Design & Product Validation

Microchip Technology Inc. • Burnaby

On-site
CAD 152,000 - 322,000
Health benefits from day one
Retirement savings plans
IESPP program with 6-month look back
Technical Staff Engineer-Firmware
Technical Staff Engineer-Firmware

Microchip Technology Inc. • Burnaby

On-site
CAD 148,000 - 313,000
Health benefits from day one
Quarterly bonus payments
Restricted stock units
Technical Staff Engineer-Firmware
Technical Staff Engineer-Firmware

Microchip Technology Inc. • Burnaby

On-site
CAD 148,000 - 313,000
Competitive base pay
Restricted stock units
Quarterly bonus payments
+3
Principal Engineer - Design
Principal Engineer - Design

Microchip Technology Inc. • Burnaby

On-site
CAD 122,000 - 265,000
Health benefits beginning day one
Retirement savings plans
Industry-leading IESPP program
Technical Staff Engineer - Design
Technical Staff Engineer - Design

Microchip Technology Inc. • Burnaby

On-site
CAD 149,000 - 315,000
Health benefits from day one
Retirement savings plan
IESPP program with 6-month lookback
Technical Staff Engineer - Design
Technical Staff Engineer - Design

Microchip Technology Inc. • Burnaby

On-site
CAD 149,000 - 314,000
Health benefits that begin day one
Retirement savings plans
Restricted stock units
+1
Principal RTL Design Engineer
Principal RTL Design Engineer

HVAC Total FM Recruitment • Burnaby

On-site
CAD 122,000 - 265,000
Health benefits from day one
Retirement savings plan
Stock incentives