Principal RTL Design Engineer

FHLB Des Moines

Burnaby

On-site

CAD 122,000 - 265,000

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Health benefits from day one
Retirement savings plan
Stock incentives

Job summary

Microchip Technology Inc. is seeking a hybrid ASIC engineer for the Mixed Signal Development Group to deliver high-performance analog, digital, and mixed-signal IP for wireline applications.

You will design RTL in Verilog/SystemVerilog, verify DDR/Flash controller/PHY blocks, and collaborate with architects, verification, firmware, and backend teams across the ASIC lifecycle.

Qualifications

  • Bachelor's/Master's/PhD in Electrical/Computer Engineering or related field.
  • 2–10 years of ASIC development experience (level dependent).
  • Strong experience in RTL design and verification using Verilog, SystemVerilog, or VHDL.
  • Hands-on debugging with lab equipment (oscilloscopes, logic analyzers).
  • Experience with C/C++ and scripting (Python, Perl, TCL, Shell).
  • Knowledge of DDR and Flash Controller/PHY/memory is a plus.
  • Strong problem-solving and teamwork skills.

Responsibilities

  • Participate in the full ASIC design cycle from design to silicon bring-up.
  • Design RTL and integrate IP blocks with clocks, resets, and DFT.
  • Run CDC analysis, lint checks, and power simulations.
  • Collaborate with verification, backend STA timing, and test plans.
  • Develop C-based drivers for DDR/Flash PHY and assist lab bring-up.
  • Produce design, verification, and test documentation.

Skills

Verilog/SystemVerilog
VHDL
RTL design
Lab debugging
C/C++
Python scripting
DDR/Memory knowledge

Education

Electrical/Computer Engineering (Bachelors/Masters/PhD)

Tools

Oscilloscopes
Logic analyzers

Job description

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc. People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence. Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you. Visit our careers page to see what exciting opportunities and company perks await!

Job Description

The Mixed Signal Development Group is responsible for delivering high performance analog, digital and mixed-signal IP to various divisions within Microchip. Leveraging advanced CMOS processes, the team develops mixed-signal integrated circuits for wireline applications.

From DDR to flash controller and PHY subsystems, our work enables seamless connectivity between Microchip products and the external world.

As a member of the Mixed-Signal Development Group, you will be working closely with architects, other digital design engineers, verification engineers, firmware engineers, and cross-functional teams. You will contribute to the RTL design and verification of DDR or flash controller/PHY subsystem blocks, playing a key role throughout the ASIC development lifecycle.

Responsibilities
  • Participate in the full ASIC design cycle, including design, verification, backend implementation, silicon bringup and debugging.
  • Design RTL using Verilog/SystemVerilog, integrate IP blocks, and implement supporting logic (e.g., clock/reset, Jtag, DFT, SRAMs, etc).
  • Run clock domain crossing (CDC) analysis, lint check and power simulations.
  • Work closely with verification teams or involve in some verification, review, optimize, and execute verification plans; debug design and simulation issues.
  • Work closely with backend team on STA timing closure, help analyze timing critical paths and resolve STA timing issues; Run trial synthesis to estimate logic depth and area early in the design cycle.
  • Work closely with Product Engineering team on characterization planning and execution as well as DFT related tasks, create test plans, test configuration, and provide debug support.
  • Develop C-based drivers for DDR/Flash PHY, perform simulation-based validation, and support silicon bring-up in the lab.
  • Produce high-quality design, verification, and test documentation.
Requirements/Qualifications
  • Bachelor’s/Master’s/PhD in Electrical Engineering, Computer Engineering/Science, or related field
  • 2–10 years of ASIC development experience (level dependent)
  • Strong experience in RTL design and verification using Verilog, SystemVerilog, or VHDL
  • Hands‑on debugging experience with lab equipment (e.g., oscilloscopes, logic analyzers)
  • Experience or Knowledge in C/C++ and scripting/automation (Python, Perl, TCL, Shell)
  • Working knowledge of DDR and Flash Controller/PHY/memory considered an asset
  • Strong problem‑solving skills with the ability to work independently and proactively
  • Ability to collaborate effectively in a team‑oriented environment
Travel Time

0% - 25%

Pay Range

We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments.

In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading IESPP program with a 6-month look back feature.

Find more information about all our benefits at the link below: Benefits of working at Microchip

The annual base salary range for this position is $86,000-$186,000.* *Range is dependent on numerous factors including job location, skills and experience.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal RTL Design Engineer
Principal RTL Design Engineer

Microchip Technology Inc. • Burnaby

On-site
CAD 120,973 - 261,640
Health benefits starting day one
Retirement savings plans
Employee stock program
Principal Engineer - Analog/Mixed-Signal (IP Technical Lead)
Principal Engineer - Analog/Mixed-Signal (IP Technical Lead)

Microchip Technology Inc. • Burnaby

On-site
CAD 86,000 - 186,000
Health benefits that begin day one
Retirement savings plans
IESPP program with 6-month look back
Senior SoC Design Engineer
Senior SoC Design Engineer

FHLB Des Moines • Burnaby

On-site
CAD 86,000 - 186,000
Health benefits from day one
Retirement savings plans
IESPP program with 6-month look back
Technical Staff Engineer - Design
Technical Staff Engineer - Design

FHLB Des Moines • Burnaby

On-site
CAD 149,000 - 314,000
Health benefits that begin day one
Retirement savings plans
Restricted stock units
+1
Principal Engineer - Analog Design
Principal Engineer - Analog Design

FHLB Des Moines • Ottawa

On-site
CAD 107,000 - 157,000
Health benefits start day one
Retirement savings plan
RSUs with quarterly bonus
Principal Engineer - Analog Design
Principal Engineer - Analog Design

FHLB Des Moines • Toronto

Hybrid
CAD 152,000 - 223,000
Ontario accommodation
Senior Engineer II - Physical Design
Senior Engineer II - Physical Design

Microchip Technology Inc. • Burnaby

On-site
CAD 86,000 - 186,000
Health benefits from day one
Retirement savings plans
IESPP program with 6-month look back
Technical Staff Engineer - Design
Technical Staff Engineer - Design

Microchip Technology Inc. • Burnaby

On-site
CAD 149,000 - 315,000
Health benefits from day one
Retirement savings plan
IESPP program with 6-month lookback
Senior Engineer I - Validation (ASIC)
Senior Engineer I - Validation (ASIC)

FHLB Des Moines • Burnaby

On-site
CAD 122,000 - 265,000
Health benefits from day one
Restricted stock units (RSUs)
Quarterly bonus payments
+2
Engineer II- Design
Engineer II- Design

FHLB Des Moines • Burnaby

On-site
CAD 108,000 - 162,000
Health benefits day one
Retirement savings plans
RSUs
+2