Get more replies from employers
Send a job-specific resume in minutes.
Project Duration: 12 Months + chances of further extension.
CA$110.00/hr - CA$135.00/hr
Digital ASIC/FPGA Designer with at least 15 years of experience and a bachelor’s degree in engineering or computer science.
Experience in front-end ASIC design EDA flows including: Synopsys Design/Fusion Compiler, Synopsys VCS simulation; MBIST, DFT; CDC Lint tools.
Excellent RTL ASIC/FPGA design skills in Verilog and System Verilog.
Knowledge of networking standards and wired communications protocols (such as Ethernet).
Experience with scripting languages such as Python, Perl and TCL.
Experience with Vivado Design Suite.
Mid-Senior level
Contract
Semiconductor Manufacturing
Referrals increase your chances of interviewing at LanceSoft, Inc. by 2x.