RTL/FPGA Design Engineer

LanceSoft, Inc.

Ottawa

On-site

CAD 151,536 - 185,976

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

A leading semiconductor company is seeking an RTL/FPGA Design Engineer with over 15 years of experience. The ideal candidate should have a bachelor's degree in engineering or computer science and possess excellent skills in RTL design using Verilog and System Verilog. Key responsibilities include working with EDA tools and knowledge of networking standards. This contract position offers a pay range of CA$110.00/hr to CA$135.00/hr.

Qualifications

  • At least 15 years of experience in digital ASIC/FPGA design.
  • Excellent RTL ASIC/FPGA design skills in Verilog and System Verilog.
  • Knowledge of networking standards and wired communications protocols (such as Ethernet).

Skills

ASIC RTL Design
Clock Domain Crossing (CDC) Analysis
RTL Synthesis
Scripting languages (Python, Perl, TCL)
Vivado Design Suite

Education

Bachelor’s degree in engineering or computer science

Tools

Synopsys Design/Fusion Compiler
Synopsys VCS simulation
Vivado Design Suite

Job description

RTL/FPGA Design Engineer

Project Duration: 12 Months + chances of further extension.

Base pay range

CA$110.00/hr - CA$135.00/hr

Job Description

Digital ASIC/FPGA Designer with at least 15 years of experience and a bachelor’s degree in engineering or computer science.

Experience in front-end ASIC design EDA flows including: Synopsys Design/Fusion Compiler, Synopsys VCS simulation; MBIST, DFT; CDC Lint tools.

Excellent RTL ASIC/FPGA design skills in Verilog and System Verilog.

Knowledge of networking standards and wired communications protocols (such as Ethernet).

Experience with scripting languages such as Python, Perl and TCL.

Experience with Vivado Design Suite.

Top Must Have Skills
  • ASIC RTL Design
  • Clock Domain Crossing (CDC) Analysis
  • RTL Synthesis
  • Experience with scripting languages (Python, Perl, TCL)
  • Experience with Vivado Design Suite
Seniority Level

Mid-Senior level

Employment Type

Contract

Job Function

Semiconductor Manufacturing

Referrals increase your chances of interviewing at LanceSoft, Inc. by 2x.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior RTL/FPGA Design Eng - Verilog, Vivado, CDC (Contract)
Senior RTL/FPGA Design Eng - Verilog, Vivado, CDC (Contract)

LanceSoft, Inc. • Ottawa

On-site
CAD 151,536 - 185,976
Senior ASIC RTL Design Engineer
Senior ASIC RTL Design Engineer

USA Tech Recruit • Ottawa

On-site
CAD 120,000 - 180,000
FPGA Senior Designer - Concepteur FPGA Senior
FPGA Senior Designer - Concepteur FPGA Senior

Amaris Consulting • Montreal

On-site
CAD 100,000 - 130,000
Strong training system
Dynamic work environment
International community
Senior FPGA Design Engineer
Senior FPGA Design Engineer

BTA Design Services • Ottawa

On-site
CAD 150,000 - 170,000
Senior FPGA Design Engineer
Senior FPGA Design Engineer

BTA Design Services Inc. • Ottawa

On-site
CAD 150,000 - 170,000
Bonus
Benefits
Senior ASIC RTL Design Engineer
Senior ASIC RTL Design Engineer

European Recruitment BV • Ottawa

On-site
CAD 120,000 - 160,000
Concepteur FPGA Expérimenté / Experienced FPGA Designer
Concepteur FPGA Expérimenté / Experienced FPGA Designer

OPAL-RT TECHNOLOGIES India Pvt. Ltd. • Montreal (administrative region)

On-site
CAD 90,000 - 120,000
Senior ASIC Design Engineer
Senior ASIC Design Engineer

BTA Design Services Inc. • Ottawa

On-site
CAD 140,000 - 190,000
Company bonus
Benefits plan
Work-life balance
Concepteur FPGA Expérimenté / Experienced FPGA Designer
Concepteur FPGA Expérimenté / Experienced FPGA Designer

OPAL-RT TECHNOLOGIES Inc. • Montreal (administrative region)

On-site
CAD 80,000 - 100,000
Flexible hours
Telecommuting options
Competitive total rewards
Senior FPGA Design Engineer
Senior FPGA Design Engineer

High Tech Genesis • Ottawa

On-site
CAD 90,000 - 120,000