Principal Engineer - Analog/Mixed-Signal (IP Technical Lead)

Microchip Technology Inc.

Burnaby

On-site

CAD 86,000 - 186,000

Full time

5 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Health benefits that begin day one
Retirement savings plans
IESPP program with 6-month look back

Job summary

Microchip Technology Inc. seeks a senior engineer to design and deliver mixed-signal IPs for SoCs in a fast-paced environment. You will partner with SoC architects, suppliers, and test teams to drive IP requirements, QoS, and post-tape out validation.

The role emphasizes deep analog/mixed-signal expertise, collaboration across teams, and ownership of circuit specifications. This position offers a comprehensive compensation package and a path to leadership within the Mixed-Signal IP group.

Qualifications

  • 10+ years mixed-signal CMOS design experience or 7.5+ years with a Master’s degree.
  • Deep understanding of the mixed-signal analog design flow from architecture to integration.
  • Experience with PCIe, SAS, SATA and Ethernet is a plus.
  • Strong written and oral communication skills; team-oriented.

Responsibilities

  • Define the requirements for Mixed-Signal IPs in discussion with the SoC architects.
  • Collaborate with IP vendors to customize IP solutions and finalize Statement of Work (SOW)
  • Manage IP intake processes, including pre-licensing and post-acquisition QA, integration, and sign-off reviews
  • Support Mixed-Signal IP through post-tape out phase, including lab testing, customer bring-up and debug
  • Active involvement in lab testing, support and debug of mixed-signal and SERDES blocks
  • Ownership of circuit and system specifications
  • Design CMOS analog and mixed-signal integrated circuits

Skills

Analog/mixed-signal design
SERDES/PLL experience
Communication skills
Team player
Ability to ramp on new projects

Education

Bachelor’s degree in electrical engineering
Master’s degree in electrical engineering

Tools

HSPICE
Spectre

Job description

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Job Description

The Mixed Signal Development Group is responsible for delivering analog and Mixed-Signal IPs to product divisions within Microchip. We work with leading edge CMOS processes to produce analog integrated circuits for wireline applications. We enable technology that allows Microchip’s products to interface to the outside world.

Responsibilities
  • Define the requirements for Mixed-Signal IPs in discussion with the SoC architects
  • Collaborate with IP vendors to customize IP solutions and finalize Statement of Work (SOW)
  • Manage IP intake processes, including pre-licensing and post-acquisition QA, integration, and sign-off reviews
  • Support Mixed-Signal IP through post-tape out phase, including lab testing, customer bring-up and debug
  • Active involvement in lab testing, support and debug of mixed-signal and SERDES blocks
  • Ownership of circuit and system specifications
  • Design CMOS analog and mixed-signal integrated circuits
Requirements/Qualifications
  • Bachelor’s degree in electrical engineering or related field with strong analog/mixed-signal background and at least 10 years of mixed-signal CMOS circuit design experience, or a Master’s degree with at least 7.5 years of such experience.
  • Deep understanding of the mixed-signal analog design flow steps including architecture, design, and integration
  • Experience with high-speed SERDES and/or PLL circuits
  • Experience with circuit simulators (HSPICE, Spectre, etc.)
  • Experience working with PCIe, SAS, SATA and Ethernet protocols is a plus
  • Experience working with chiplet technologies is a plus
  • Possess understanding of device physics and basic ESD/Latch-up concepts
  • Strong written and oral communication skills
  • Ability to work in a team environment
  • Innovative and creative thinker
  • Ability to quickly ramp on new projects
Travel Time

0% - 25%

Pay Range

We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading IESPP program with a 6-month look back feature. Find more information about all our benefits at the link below:

Benefits of working at Microchip

The annual base salary range for this position is 86,000 - 186,000.*

  • Range is dependent on numerous factors including job location, skills and experience.
To all recruitment agencies

Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal RTL Design Engineer
Principal RTL Design Engineer

Microchip Technology Inc. • Burnaby

On-site
CAD 120,973 - 261,640
Health benefits starting day one
Retirement savings plans
Employee stock program
Principal RTL Design Engineer
Principal RTL Design Engineer

FHLB Des Moines • Burnaby

On-site
CAD 122,000 - 265,000
Health benefits from day one
Retirement savings plan
Stock incentives
Principal Engineer - Analog Design
Principal Engineer - Analog Design

FHLB Des Moines • Ottawa

On-site
CAD 107,000 - 157,000
Health benefits start day one
Retirement savings plan
RSUs with quarterly bonus
Principal Engineer - Analog Design
Principal Engineer - Analog Design

FHLB Des Moines • Toronto

Hybrid
CAD 152,000 - 223,000
Ontario accommodation
Technical Staff Engineer - Signal Integrity
Technical Staff Engineer - Signal Integrity

Microchip Technology Inc. • Ottawa

On-site
CAD 133,000 - 183,000
Health benefits from day one
Retirement savings plans
IESPP program with 6-month look back
Senior Technical Staff Engineer - Analog Design
Senior Technical Staff Engineer - Analog Design

Microchip Technology Inc. • Ottawa

On-site
CAD 209,617 - 278,120
Health benefits from day one
Retirement savings plans
Quarterly bonus
+2
Technical Staff Engineer-Firmware
Technical Staff Engineer-Firmware

Microchip Technology Inc. • Burnaby

On-site
CAD 148,000 - 313,000
Health benefits from day one
Quarterly bonus payments
Restricted stock units
Technical Staff Engineer - Design
Technical Staff Engineer - Design

Microchip Technology Inc. • Burnaby

On-site
CAD 149,000 - 315,000
Health benefits from day one
Retirement savings plan
IESPP program with 6-month lookback
Senior Engineer II - Physical Design
Senior Engineer II - Physical Design

Microchip Technology Inc. • Burnaby

On-site
CAD 86,000 - 186,000
Health benefits from day one
Retirement savings plans
IESPP program with 6-month look back
Senior SoC Design Engineer
Senior SoC Design Engineer

Microchip Technology Inc. • Burnaby

On-site
CAD 86,000 - 186,000
Health benefits from day one
Retirement savings plan
IESPP program