NPI Product Launch Coordinator
Sierra Wireless
An application made for this job — a tailored resume and cover letter that speak straight to the posting.
Job summary
Semtech is seeking a Product Engineering Coordinator for NPI Product Engineering. You will own planning, logistics, BOM lifecycle, and documentation for new product introductions, reporting to the NPI Product Engineering Manager.
Responsibilities include scheduling, cross-functional coordination across design, packaging, quality, and supply chain, and maintaining program documentation. This role is ideal for someone with strong organizational skills and experience in semiconductor NPI
Qualifications
- Bachelor’s Degree or relevant experience in supply chain or technical field.
- 3–6 years in semiconductor NPI program coordination or manufacturing ops.
- Ability to manage complex schedules with cross-functional dependencies.
- Experience coordinating across global locations and time zones.
- Knowledge of BOM structures, ECOs and product lifecycle management.
- Strong organizational skills with detail orientation.
- Proficiency with Excel, MS Office and project-tracking tools.
Responsibilities
- Develop and maintain NPI program schedules across all phases.
- Track milestones, dependencies and critical paths; report progress.
- Coordinate cross-functional tasks and ensure on-time deliverables.
- Publish status updates and lead program review meetings.
- Support NPI documentation and phase-gate deliverables.
- Coordinate internal and external documentation and exports.
Skills
Education
Tools
Job description
Semtech is seeking a Product Engineering Coordinator for NPI Product Engineering. You will own planning, logistics, BOM lifecycle, and documentation for new product introductions, reporting to the NPI Product Engineering Manager.
Responsibilities include scheduling, cross-functional coordination across design, packaging, quality, and supply chain, and maintaining program documentation. This role is ideal for someone with strong organizational skills and experience in semiconductor NPI
'/%3e%3cpath%20d='M101.744%2012.4726L102.894%2016.1947L99.0021%2013.2201L101.744%2012.4726ZM105.3%208.40937H100.488L99.0026%203.59473L97.5116%208.41047L92.7%208.40385L96.5965%2011.3834L95.1055%2016.1942L99.0021%2013.2196L101.408%2011.3834L105.3%208.40992V8.40937Z'%20fill='white'/%3e%3cdefs%3e%3clinearGradient%20id='paint0_linear_5593_1381'%20x1='90'%20y1='9.44471'%20x2='99'%20y2='9.44471'%20gradientUnits='userSpaceOnUse'%3e%3cstop%20stop-color='%2300AD70'/%3e%3cstop%20offset='0.998594'%20stop-color='%2300B67A'/%3e%3cstop%20offset='1'%20stop-color='%23DCDCE6'/%3e%3c/linearGradient%3e%3c/defs%3e%3c/svg%3e){kind=small}
